PIC16F74-I/L Microchip Technology Inc., PIC16F74-I/L Datasheet - Page 39

• Manufacturer Part Number: PIC16F74-I/L
• Description: 44 PIN, 7 KB FLASH, 192 RAM, 33 I/O
• Manufacturer: Microchip Technology Inc.

Specifications of PIC16F74-I/L

• A/d Inputs: 8-Channel, 8-Bit
• Cpu Speed: 5 MIPS
• Eeprom Memory: 0 Bytes
• Input Output: 33
• Interface: I2C/SPI/USART
• Memory Type: Flash
• Number Of Bits: 8
• Package Type: 44-pin PLCC
• Programmable Memory: 7K Bytes
• Ram Size: 192 Bytes
• Speed: 20 MHz
• Timers: 2-8-bit, 1-16-bit
• Voltage, Range: 2-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part Electrostatic Device

4.5
This section is not applicable to the PIC16F73 or
PIC16F76.
PORTE has three pins, RE0/RD/AN5, RE1/WR/AN6
and RE2/CS/AN7, which are individually configureable
as inputs or outputs. These pins have Schmitt Trigger
input buffers.
I/O PORTE becomes control inputs for the micro-
processor port when bit PSPMODE (TRISE<4>) is set.
In this mode, the user must make sure that the
TRISE<2:0> bits are set (pins are configured as digital
inputs). Ensure ADCON1 is configured for digital I/O. In
this mode, the input buffers are TTL.
Register 4-1 shows the TRISE register, which also con-
trols the parallel slave port operation.
PORTE pins are multiplexed with analog inputs. When
selected as an analog input, these pins will read as ’0’s.
TRISE controls the direction of the RE pins, even when
they are being used as analog inputs. The user must
make sure to keep the pins configured as inputs when
using them as analog inputs.
 2002 Microchip Technology Inc.
Note:
PORTE and TRISE Register
On a Power-on Reset, these pins are con-
figured as analog inputs and read as ‘0’.
FIGURE 4-7:
Data Bus
WR Port
WR TRIS
RD TRIS
RD Port
Note 1: I/O pins have protection diodes to V
TRIS Latch
Data Latch
D
D
CK
CK
Q
PORTE BLOCK DIAGRAM
(IN I/O PORT MODE)
Q
Q
PIC16F7X
EN
EN
D
Schmitt
Trigger
Input
Buffer
DS30325B-page 37
DD
and V
I/O pin
SS
.
(1)