SL811HST Cypress Semiconductor Corp, SL811HST Datasheet - Page 16

SL811HST

Manufacturer Part Number
SL811HST
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of SL811HST

Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Package Type
PLCC
Rad Hardened
No
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SL811HST
Manufacturer:
CYP
Quantity:
3 000
Part Number:
SL811HST
Manufacturer:
CYPRESS
Quantity:
3 000
Part Number:
SL811HST
Quantity:
21 527
Part Number:
SL811HST
Manufacturer:
CYPRESS
Quantity:
5
Part Number:
SL811HST
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
SL811HST-1.5
Manufacturer:
CYP
Quantity:
2 340
Part Number:
SL811HST-1.5
Manufacturer:
ALTERA
0
Part Number:
SL811HST-1.5
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
SL811HST-AC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
SL811HST-AXC
Manufacturer:
FREESCALE
Quantity:
3 764
Part Number:
SL811HST-AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
SL811HST-AXC
Manufacturer:
FREESCALE
Quantity:
3 764
Part Number:
SL811HST-AXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
3.2.4.4 Interrupt Status Register, Address [0Dh]
This Read/Write register serves as an Interrupt status register when it is read, and an Interrupt clear register when it is written.
To clear an interrupt, the register must be written with the appropriate bit set to 1. Writing a 0 has no effect on the status.
Table 3-32. Interrupt Status Register [Address 0Dh]
3.2.4.5 Current Data Set Register, Address [0Eh]
This register indicates currently selected data set for each endpoint.
Table 3-33. Current Data Set Register [Address 0Eh]
3.2.4.6 Control Register 2, Address [0Fh]
Control Register 2 is used to control if the device is configured as a master or a slave and can change the polarity of the Data+
and Data- pins to accommodate both full and low speed operation.
Table 3-34. Control Register 2 [Address 0Fh]
Document 38-08008 Rev. *B
Bit Position
Master/Slave
Bit Position Bit Name
Bit Position Bit Name
DMA Status
SL811HS
selection
Bit 7
7-4
7
6
5
4
3
2
1
0
3
2
1
0
7
7
7
Bit Name
SL811HS
Master/Slave
selection
Reserved
DMA Status
USB Reset
SOF Received
DMA Done
Endpoint 3 Done
Endpoint 2 Done
Endpoint 1 Done
Endpoint 0 Done
Endpoint 3 Done
Endpoint 2 Done
Endpoint 1 Done
Endpoint 0 Done
Polarity Swap
D+/D– Data
USB Reset
SL811HS
Bit 6
6
6
Reserved
Received
Function
When equal to 1, indicates DMA transfer is in progress; When equal to 0, indicates DMA
transfer is complete. An interrupt is not generated when DMA is complete.
USB Reset received interrupt.
SOF Received Interrupt.
DMA done Interrupt.
Endpoint 3 done Interrupt.
Endpoint 2 done Interrupt.
Endpoint 1 done Interrupt.
Endpoint 0 done Interrupt.
Function
NA.
Endpoint 3a = 0, Endpoint 3b = 1.
Endpoint 2a = 0, Endpoint 2b = 1.
Endpoint 1a = 0, Endpoint 1b = 1.
Endpoint 0a = 0, Endpoint 0b = 1.
Function
Master = 1
Slave = 0
Bit 5
SOF
5
5
DMA Done
Bit 4
4
4
Endpoint 3
Endpoint 3
Done
Bit 3
3
3
Reserved
Endpoint 2
Endpoint 2
Done
Bit 2
2
2
Endpoint 1
Endpoint 1
Done
Bit 1
1
1
SL811HS
Page 16 of 32
Endpoint 0
Endpoint 0
Done
Bit 0
0
0
[+] Feedback

Related parts for SL811HST