CY7C1049B-25VC Cypress Semiconductor Corp, CY7C1049B-25VC Datasheet
CY7C1049B-25VC
Specifications of CY7C1049B-25VC
Related parts for CY7C1049B-25VC
CY7C1049B-25VC Summary of contents
Page 1
... Data Retention (400 W at 2.0V retention) • Automatic power-down when deselected • TTL-compatible inputs and outputs • Easy memory expansion with CE and OE features [1] Functional Description The CY7C1049B is a high-performance CMOS static RAM or- ganized as 524,288 words by 8 bits. Easy memory expansion Logic Block Diagram INPUT BUFFER A 0 ...
Page 2
... IH V < MAX Max Com’ > V – 0.3V, CC Com’ > V – 0.3V < 0.3V Ind’l IN Ind’l L CY7C1049B Ambient Temperature +70 C 4.5V–5.5V – +85 C 7C1049B-15 7C1049B-17 Max. Min. Max. Min. Max. 2.4 2.4 0.4 0.4 0.4 V 2 ...
Page 3
... V – 0.3V Ind’ < 0.3V Ind’l L Test Conditions MHz 5. 481 5V R2 GND 5 pF 255 INCLUDING JIG AND SCOPE (b) 1.73V CY7C1049B 7C1049B-20 7C1049B-25 Min. Max. Min. Max. 2.4 2.4 0.4 0.4 2 0.3 2 –0.3 0.8 –0.3 0.8 –1 +1 –1 –1 +1 –1 ...
Page 4
... The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write. 9. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t Document #: 38-05169 Rev. *A Over the Operating Range 7C1049B-12 Min. Max. [ less than less than t HZCE LZCE HZOE LZOE CY7C1049B 7C1049B-15 7C1049B-17 Min. Max. Min ...
Page 5
... No input may exceed V + 0.5V. CC Document #: 38-05169 Rev. *A Over the Operating Range (continued) Description [5] Over the Operating Range Com’ > V Ind’ CY7C1049B 7C1049B-20 7C1049B-25 Min. Max. Min. Max ...
Page 6
... Notes: 12. Device is continuously selected HIGH for read cycle. 14. Address valid prior to or coincident with CE transition LOW. Document #: 38-05169 Rev. *A DATA RETENTION MODE 3.0V V > CDR OHA ACE t DOE t LZOE 50 CY7C1049B 3. DATA VALID t HZOE t HZCE IMPEDANCE DATA VALID t PD 50% HIGH Page ...
Page 7
... If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state. 17. During this period the I/Os are in the output state and input signals should not be applied. Document #: 38-05169 Rev SCE SCE PWE t SD DATA VALID [15, 16 SCE PWE t SD DATA VALID IN CY7C1049B Page ...
Page 8
... WE NOTE 17 DATA I/O Ordering Information Speed (ns) Ordering Code 12 CY7C1049B-12VC 15 CY7C1049B-15VC CY7C1049B-15VI 17 CY7C1049B-17VC CY7C1049BL-17VC CY7C1049B-17VI 20 CY7C1049B-20VC CY7C1049BL-20VC CY7C1049B-20VI CY7C1049BL-20VI 25 CY7C1049B-25VC CY7C1049BL-25VC CY7C1049B-25VI CY7C1049BL-25VI Document #: 38-05169 Rev. *A [16 SCE PWE t HZWE Package Name Package Type V36 36-Lead (400-Mil) Molded SOJ V36 36-Lead (400-Mil) Molded SOJ ...
Page 9
... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. 36-Lead (400-Mil) Molded SOJ V36 CY7C1049B 51-85090-*B Page ...
Page 10
... Document History Page Document Title: CY7C1049B 512K x 8 Static RAM Document Number: 38-05169 Issue REV. ECN NO. Date ** 110209 12/02/01 *A 116465 09/16/02 Document #: 38-05169 Rev. *A Orig. of Change SZV Change from Spec number: 38-00937 to 38-05169 CEA Add applications foot note to data sheet, page 1. ...