PSB4860HV4.1 Lantiq, PSB4860HV4.1 Datasheet - Page 137

no-image

PSB4860HV4.1

Manufacturer Part Number
PSB4860HV4.1
Description
Manufacturer
Lantiq
Datasheet

Specifications of PSB4860HV4.1

Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSB4860HV4.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
2.4.6
The provides an auxiliary parallel port if the memory interface is in serial Flash or
Samsung Flash mode. In this case the lines MA
MA
used for an auxiliary parallel port.
The auxiliary parallel port has two modes: static mode and multiplex mode. In both
modes, the can generate an interrupt on specific input pins and specific signal edges.
Each input pin can be masked individually. The events that generated an interrupt are
collected in a hold register.
Table 103 shows the registers for mode selection.
Table 103 Auxiliary Parallel Port Mode Registers
Register
HWCONFIG1
HWCONFIG3
2.4.6.1
In static mode all pins of the auxiliary parallel port interface have identical functionality.
Any pin can be configured as an output or an input. Pins configured as outputs provide
a static signal as programmed by the controller. Pins configured as inputs are monitoring
the signal continuously without latching. The controller always reads the current value.
Table 104 shows the registers used for static mode.
Table 104 Static Mode Registers
Register # of bits Comment
DOUT3
DIN
DDIR
2.4.6.2
In multiplex mode, the multiplexes either four output registers or three output register
and one input to MA
Each timeslot has a duration of approximately 2 ms. The timeslots are separated by a
gap of approximately 125 µ s, in which none of the signals MA
multiplexes three output registers to MA
direction of the pins can be programmed. For input pins, the signal is latched with the
falling edge of MA
This mode is useful for scanning keys or controlling seven segment LED displays.
Data Sheet
7
and MA
16
16
16
Auxiliary Parallel Port
Static Mode
Multiplex Mode
12
to MA
Name
APP
MPM
12
. Table 105 shows the registers used for multiplex mode.
0
-MA
Output signals (for pins configured as outputs)
Input signals (for pins configured as inputs)
Pin direction
15
are not needed for the memory interface and can therefore be
11.
Comment
Mode selection (static/multiplex)
Enable four flash select lines instead of MA
For this, MA
0
-MA
12
137
-MA
11
15
in timeslots 0, 1 and 2. In timeslot 3, the
0
to MA
are used to distinguish four timeslots.
15
(one Flash device) or MA
12
-MA
15
8
are active. The
-MA
PSB 4860
11
2000-01-14
0
to

Related parts for PSB4860HV4.1