GAL20V8B-25LP Lattice, GAL20V8B-25LP Datasheet - Page 11

no-image

GAL20V8B-25LP

Manufacturer Part Number
GAL20V8B-25LP
Description
SPLD - Simple Programmable Logic Devices 5V 20 I/O
Manufacturer
Lattice
Datasheet

Specifications of GAL20V8B-25LP

Logic Family
GAL
Number Of Macrocells
8
Maximum Operating Frequency
41.7 MHz
Number Of Programmable I/os
8
Delay Time
25 ns
Operating Supply Voltage
5 V
Supply Current
90 mA
Maximum Operating Temperature
+ 75 C
Minimum Operating Temperature
0 C
Package / Case
PDIP-24
Mounting Style
Through Hole
Number Of Product Terms Per Macro
8
Supply Voltage (max)
5.25 V
Supply Voltage (min)
4.75 V
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
GAL20V8B-25LP
Manufacturer:
LAITTICE
Quantity:
1 872
Part Number:
GAL20V8B-25LP
Manufacturer:
LATTICE
Quantity:
5 277
Part Number:
GAL20V8B-25LP
Manufacturer:
LATTICE
Quantity:
8 000
Part Number:
GAL20V8B-25LP
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
GAL20V8B-25LPI
Manufacturer:
MICRON
Quantity:
3 400
Part Number:
GAL20V8B-25LPI
Manufacturer:
LATTICE
Quantity:
500
Part Number:
GAL20V8B-25LPI
Manufacturer:
LATTICE
Quantity:
5 277
Part Number:
GAL20V8B-25LPN
Manufacturer:
LAITTICE
Quantity:
1 900
Part Number:
GAL20V8B-25LPN
Manufacturer:
LATTICE
Quantity:
2 979
Part Number:
GAL20V8B-25LPN
Manufacturer:
LATTICE
Quantity:
20 000
In the Simple mode, pins are configured as dedicated inputs or as
dedicated, always active, combinatorial outputs.
Architecture configurations available in this mode are similar to the
common 14L8 and 16P6 devices with many permutations of ge-
neric output polarity or input choices.
All outputs in the simple mode have a maximum of eight product
terms that can control the logic. In addition, each output has pro-
grammable polarity.
Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.
Simple Mode
XOR
XOR
Vcc
Vcc
9
Pins 1 and 13 are always available as data inputs into the AND
array. The “center” two macrocells (pins 18 and 19) cannot be used
in the input configuration.
The JEDEC fuse numbers including the UES fuses and PTD fuses
are shown on the logic diagram on the following page.
Combinatorial Output with Feedback Configuration
for Simple Mode
Combinatorial Output Configuration for Simple Mode
Dedicated Input Configuration for Simple Mode
- SYN=1.
- AC0=0.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=0 defines this configuration.
- All OLMC except pins 18 & 19 can be configured to
- SYN=1.
- AC0=0.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=0 defines this configuration.
- Pins 18 & 19 are permanently configured to this
- SYN=1.
- AC0=0.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1 defines this configuration.
- All OLMC except pins 18 & 19 can be configured to
this function.
function.
this function.
Specifications GAL20V8

Related parts for GAL20V8B-25LP