GAL20V8B-25LP Lattice, GAL20V8B-25LP Datasheet - Page 9

no-image

GAL20V8B-25LP

Manufacturer Part Number
GAL20V8B-25LP
Description
SPLD - Simple Programmable Logic Devices 5V 20 I/O
Manufacturer
Lattice
Datasheet

Specifications of GAL20V8B-25LP

Logic Family
GAL
Number Of Macrocells
8
Maximum Operating Frequency
41.7 MHz
Number Of Programmable I/os
8
Delay Time
25 ns
Operating Supply Voltage
5 V
Supply Current
90 mA
Maximum Operating Temperature
+ 75 C
Minimum Operating Temperature
0 C
Package / Case
PDIP-24
Mounting Style
Through Hole
Number Of Product Terms Per Macro
8
Supply Voltage (max)
5.25 V
Supply Voltage (min)
4.75 V
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
GAL20V8B-25LP
Manufacturer:
LAITTICE
Quantity:
1 872
Part Number:
GAL20V8B-25LP
Manufacturer:
LATTICE
Quantity:
5 277
Part Number:
GAL20V8B-25LP
Manufacturer:
LATTICE
Quantity:
8 000
Part Number:
GAL20V8B-25LP
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
GAL20V8B-25LPI
Manufacturer:
MICRON
Quantity:
3 400
Part Number:
GAL20V8B-25LPI
Manufacturer:
LATTICE
Quantity:
500
Part Number:
GAL20V8B-25LPI
Manufacturer:
LATTICE
Quantity:
5 277
Part Number:
GAL20V8B-25LPN
Manufacturer:
LAITTICE
Quantity:
1 900
Part Number:
GAL20V8B-25LPN
Manufacturer:
LATTICE
Quantity:
2 979
Part Number:
GAL20V8B-25LPN
Manufacturer:
LATTICE
Quantity:
20 000
In the Complex mode, macrocells are configured as output only or
I/O functions.
Architecture configurations available in this mode are similar to the
common 20L8 and 20P8 devices with programmable polarity in
each macrocell.
Up to six I/Os are possible in this mode. Dedicated inputs or outputs
can be implemented as subsets of the I/O function. The two outer
most macrocells (pins 15 & 22) do not have input capability. De-
Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.
Complex Mode
XOR
XOR
7
signs requiring eight I/Os can be implemented in the Registered
mode.
All macrocells have seven product terms per output. One product
term is used for programmable output enable control. Pins 1 and
13 are always available as data inputs into the AND array.
The JEDEC fuse numbers including the UES fuses and PTD fuses
are shown on the logic diagram on the following page.
Combinatorial I/O Configuration for Complex Mode
Combinatorial Output Configuration for Complex Mode
- SYN=1.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1.
- Pin 16 through Pin 21 are configured to this function.
- SYN=1.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1.
- Pin 15 and Pin 22 are configured to this function.
Specifications GAL20V8

Related parts for GAL20V8B-25LP