TE28F640J3C-150

Manufacturer Part NumberTE28F640J3C-150
DescriptionTE28F640J3C-150Intel StrataFlash Memory (J3)
ManufacturerIntel Corporation
TE28F640J3C-150 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
Page 21/72

Download datasheet (552Kb)Embed
PrevNext
Table 7. DC Voltage Characteristics
Symbol
V
during Block Erase,
PEN
V
PENH
Program, or Lock-Bit Operations
V
V
Lockout Voltage
LKO
CC
NOTES:
1. Includes STS.
2. Sampled, not 100% tested.
3. Block erases, programming, and lock-bit configurations are inhibited when V
and not guaranteed in the range between V
(max).
4. Typically, V
is connected to V
PEN
5. Block erases, programming, and lock-bit configurations are inhibited when V
not guaranteed in the range between V
6. Includes all operational modes of the device including standby and power-up sequences.
7. VCC operating condition for standby has to meet typical operationg coditons.
Datasheet
Parameter
Min
Max
2.7
3.6
2.0
(max) and V
PENLK
(2.7 V–3.6 V).
CC
(min) and V
(min), and above V
LKO
CC
256-Mbit J3 (x8/x16)
Unit
Test Conditions
Notes
V
3,4
V
5
≤ V
,
PEN
PENLK
(min), and above V
PENH
PENH
< V
, and
CC
LKO
(max).
CC
21