VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 121
122
Page 122
123
Page 123
124
Page 124
125
Page 125
126
Page 126
127
Page 127
128
Page 128
Page 124/128

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF
System Suspend States and Power Plane Control
There are three power planes inside the VT82C686B. The
first power plane (VCCS) is always on unless turned off by the
mechanical switch.
The second power plane (VCC) is
controlled by chip output SUSC# (also called “PSON”). The
third plane (VCCRTC) is powered by the combination of the
VCCS and the external battery (VBAT) for the integrated real
time clock. Most of the circuitry inside the VT82C686B is
powered by VCC. The amount of logic powered by VCCS is
very small; its main function is to control the supply of VCC
and other power planes. VCCRTC is always on unless both the
mechanical switch and VBAT are removed.
The VT82C686B supports multiple system suspend states by
configuring the SLP_TYP field of ACPI I/O space register
Rx4-5:
a)
POS (Power On Suspend): Most devices in the
system remain powered. The host bus is put into an
equivalent of the C3 state. In particular, the CPU is
put into the Stop Grant State or Stop Clock State
depending on the setting of the HOST_STP bit.
SUSST1# is asserted to tell the north bridge to switch
to “Suspend DRAM Refresh” mode based on the
32KHz SUSCLK provided by the VT82C686B. As
to the PCI bus, setting the PCLK_RUN bit to 0
enables the CLKRUN protocol defined in the PCI
Mobile Design Guide. That is, the PCKRUN# pin
will be de-activated after the PCI bus is idle for 26
clocks. Any PCI bus masters including the north
bridge may resume PCI clock operation by pulling
the PCKRUN# pin low. During the PCKRUN# de-
activation period, the PCISTP# pin may be activated
to disable the output of the PCI clock generator if the
PCI_STP bit is enabled. When the system resumes
from POS, the VT82C686B can optionally resume
without resetting the system, can reset the processor
only, or can reset the entire system. When no reset is
performed, the chip only needs to wait for the clock
synthesizer and processor PLL to lock before the
system is resumed, which typically takes 20ms.
b)
STR (Suspend to RAM): Power is removed from
most of the system except the system DRAM. Power
is supplied to the suspend refresh logic in the north
bridge (VTT of VT82C598) and the suspend logic of
the VT82C686B (VCCS).
provides a 32KHz suspend clock to the north bridge
for it to use to continue DRAM refresh.
c)
STD (Suspend to Disk, also called Soft-off): Power
is removed from most of the system except the
suspend logic of VT82C686B (VCCS).
Mechanical Off: This is not a suspend state. All
d)
power in the system is removed except the RTC
battery.
The suspend state is entered by setting the SLP_EN bit to 1.
Three power plane control signals (SUSA#, SUSB# and
Revision 1.71 June 9, 2000
SUSC#) are provided to turn off more system power planes as
the system moves to deeper power-down states, i.e., from
normal operation to POS (only SUSA# asserted), to STR (both
SUSA# and SUSB# asserted), and to STD (all three SUS#
signals asserted). In particular, the assertion of SUSC# can be
used to turn off the VCC supply to the VT82C686B.
One additional suspend status indicator (SUSST1#) is
provided to inform the north bridge and the rest of the system
of the processor and system suspend states. SUSST1# is
asserted when the system enters the suspend state or the
processor enters the C3 state. SUSST1# is connected to the
north bridge to switch between normal and suspend-DRAM-
refresh modes.
General Purpose I/O Ports
As ACPI compliant hardware, the VT82C686B includes
PWRBTN#, SLPBTN#, and RI# pins to implement power
button, sleep button, and ring indicator functionality,
respectively.
general-purpose I/O ports with the following capabilities:
2
• I
C/SMB Support
• Thermal Detect
• Notebook Lid Open/Close Detect
• Battery Low Detect
• Twelve General Purpose Input Ports (multiplexed with
other functions).
• Nineteen General Purpose Output Ports (1 dedicated
and 18 multiplexed with other functions)
• Four General
(multiplexed with other functions)
In addition, the VT82C686B provides an external dedicated
SMI pin (EXTSMI#).
programmed to trigger an SCI or SMI at both the rising and
falling edges of the corresponding input signal. Software can
check the status of the input pin and take appropriate actions.
The VT82C686B
-118-
VT82C686B
Furthermore, the VT82C686B offers many
Purpose
Input
/
Output
The external SMI input can be
Functional Descriptions
Ports