VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 


1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 18/128:

UltraDMA-33 / / Enhanced IDE Interface

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF
UltraDMA-33 / 66 / 100 Enhanced IDE Interface
Signal Name
Pin #
PDRDY /
N16
PDDMARDY /
PDSTROBE
SDRDY /
V20
SDDMARDY /
SDSTROBE
PDIOR# /
N17
PHDMARDY /
PHSTROBE
SDIOR# /
W19
SHDMARDY /
SHSTROBE
PDIOW# /
N18
PSTOP
SDIOW# /
W20
SSTOP
PDDRQ
N19
Y20
SDDRQ
PDDACK#
M20
V19
SDDACK#
IRQ14
L1
K5
IRQ15
Revision 1.71 June 9, 2000
I/O
Signal Description
I
EIDE Mode:
Primary I/O Channel Ready. Device ready indicator
UltraDMA Mode: Primary Device DMA Ready. Output flow control. The device
may assert DDMARDY to pause output transfers
Primary Device Strobe. Input data strobe (both edges). The
device may stop DSTROBE to pause input data transfers
I
EIDE Mode:
Secondary I/O Channel Ready. Device ready indicator
UltraDMA Mode: Secondary Device DMA Ready. Output flow control. The
device may assert DDMARDY to pause output transfers
Secondary Device Strobe. Input data strobe (both edges). The
device may stop DSTROBE to pause input data transfers
O
EIDE Mode:
Primary Device I/O Read. Device read strobe
UltraDMA Mode: Primary Host DMA Ready. Primary channel input flow control.
The host may assert HDMARDY to pause input transfers
Primary Host Strobe. Output data strobe (both edges). The
host may stop HSTROBE to pause output data transfers
O
EIDE Mode:
Secondary Device I/O Read. Device read strobe
UltraDMA Mode: Secondary Host DMA Ready. Input flow control. The host
may assert HDMARDY to pause input transfers
Host Strobe B. Output strobe (both edges). The host may stop
HSTROBE to pause output data transfers
O
EIDE Mode:
Primary Device I/O Write. Device write strobe
UltraDMA Mode: Primary Stop. Stop transfer: Asserted by the host prior to
initiation of an UltraDMA burst; negated by the host before data
is transferred in an UltraDMA burst. Assertion of STOP by the
host during or after data transfer in UltraDMA mode signals the
termination of the burst.
O
EIDE Mode:
Secondary Device I/O Write. Device write strobe
UltraDMA Mode: Secondary Stop. Stop transfer: Asserted by the host prior to
initiation of an UltraDMA burst; negated by the host before data
is transferred in an UltraDMA burst. Assertion of STOP by the
host during or after data transfer in UltraDMA mode signals the
termination of the burst.
I
Primary Device DMA Request. Primary channel DMA request
I
Secondary Device DMA Request. Secondary channel DMA request
O
Primary Device DMA Acknowledge. Primary channel DMA acknowledge
O
Secondary Device DMA Acknowledge. Secondary channel DMA acknowledge
I
Primary Channel Interrupt.
I
Secondary Channel Interrupt.
-12-
VT82C686B
Pinouts