VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 74/128

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF
Function 1 Registers - Enhanced IDE Controller
This Enhanced IDE controller interface is fully compatible
with the SFF 8038i v.1.0 specification. There are two sets of
software accessible registers -- PCI configuration registers and
Bus Master IDE I/O registers. The PCI configuration registers
are located in the function 1 PCI configuration space of the
VT82C686B. The Bus Master IDE I/O registers are defined in
the SFF8038i v1.0 specification.
PCI Configuration Space Header
Offset 1-0 - Vendor ID (1106h=VIA) ................................ RO
Offset 3-2 - Device ID (0571h=IDE Controller) ............... RO
Offset 5-4 - Command ....................................................... RW
15-10 Reserved
........................................ always reads 0
Fast Back to Back Cycles ....... default = 0 (disabled)
9
8
SERR# Enable......................... default = 0 (disabled)
Address Stepping ...................... fixed at 1 (enabled)
7
A value of 1 provides additional address decode time
to IDE devices.
6
Parity Error Response............ default = 0 (disabled)
5
VGA Palette Snoop ....................fixed at 0 (disabled)
4
Memory Write & Invalidate .....fixed at 0 (disabled)
Special Cycles .............................fixed at 0 (disabled)
3
2
Bus Master ............................. default = 0 (disabled)
S/G operation can be issued only when the “Bus
Master” bit is enabled.
1
Memory Space............................fixed at 0 (disabled)
0
I/O Space
............................. default = 0 (disabled)
When the “I/O Space” bit is disabled, the device will
not respond to any I/O addresses for both compatible
and native mode.
Offset 7-6 - Status ............................................................... RO
Detected Parity Error ........................ always reads 0
15
14
Signalled System Error...................... always reads 0
Received Master Abort...................... always reads 0
13
12
Received Target Abort ...................... always reads 0
Signalled Target Abort ...................... always reads 0
11
10-9 DEVSEL# Timing ............always reads 01 (medium)
Data Parity Detected.......................... always reads 0
8
7
Fast Back to Back .............................. always reads 1
........................................ always reads 0
6-0
Reserved
Offset 8 - Revision ID (06) ................................................. RO
0-7
Revision Code for IDE Controller Logic Block
Revision 1.71 June 9, 2000
Offset 9 - Programming Interface ................................... RW
7
Master IDE Capability........... fixed at 1 (Supported)
6-4
Reserved
........................................always reads 0
3
Programmable Indicator - Secondary ...... fixed at 1
Supports both modes (may be set to either mode by
writing bit-2)
2
Reserved
........................................always reads 0
1
Programmable Indicator - Primary.......... fixed at 1
Supports both modes (may be set to either mode by
writing bit-0)
0
Reserved
........................................always reads 0
Compatibility Mode (fixed IRQs and I/O addresses):
Command Block
Channel
Registers
Pri
1F0-1F7
Sec
170-177
Native PCI Mode (registers are programmable in I/O space)
Command Block
Channel
Registers
Pri
BA @offset 10h
Sec
BA @offset 18h
Command register blocks are 8 bytes of I/O space
Control registers are 4 bytes of I/O space (only byte 2 is used)
Offset A - Sub Class Code (01h=IDE Controller) ........... RO
Offset B - Base Class Code (01h=Mass Storage Ctrlr) ... RO
Offset C – Cache Line Size (00h) ...................................... RO
Offset D - Latency Timer (Default=0) ............................. RW
Offset E - Header Type (00h) ............................................ RO
Offset F - BIST (00h) ......................................................... RO
-68-
Function 1 Registers - Enhanced IDE Controller
VT82C686B
Control Block
Registers
IRQ
3F6
14
376
15
Control Block
Registers
BA @offset 14h
BA @offset 1Ch