AT89LP6440 Atmel Corporation, AT89LP6440 Datasheet - Page 80

no-image

AT89LP6440

Manufacturer Part Number
AT89LP6440
Description
Manufacturer
Atmel Corporation
Datasheet

Specifications of AT89LP6440

Flash (kbytes)
64 Kbytes
Max. Operating Frequency
20 MHz
Cpu
8051-1C
Max I/o Pins
38
Spi
1
Twi (i2c)
1
Uart
1
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
153.8
Sram (kbytes)
4.25
Eeprom (bytes)
8192
Self Program Memory
IAP
Operating Voltage (vcc)
2.4 to 3.6
Timers
3
Isp
SPI/OCD
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89LP6440-20AU
Manufacturer:
Cirrus
Quantity:
89
Part Number:
AT89LP6440-20AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89LP6440-20JU
Manufacturer:
Atmel
Quantity:
103
Part Number:
AT89LP6440-20JU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89LP6440-20MU
Manufacturer:
Atmel
Quantity:
987
Figure 13-10. Phase and Frequency Correct Symmetrical (Center-Aligned) PWM
Figure 13-11. Phase Correct Symmetrical (Center-Aligned) PWM
13.4.3
80
AT89LP3240/6440
Multi-Phasic PWM
{RCAP2H,RCA2L}
{RCAP2H,RCA2L}
{CCxH,CCxL}
{CCxH,CCxL}
Non-Inverted
Non-Inverted
Inverted
Inverted
CCx
CCx
The PWM channels may be configured to provide multi-phasic alternating outputs by the PHS
bits in T2MOD. The AT89LP3240/6440 provides 1 out of 2, 1 out of 3, 1 out of 4 and 2 out of 4
phase modes (See
CCD are connected to a one-hot shift register that selectively enables and disables the outputs
(See
as if the compare value was set equal to TOP. The PHSD bit in T2MOD controls the direction of
the shift register. Example waveforms are shown in
multi-phasic PWM, the associated channels must be configured for PWM operation. Non-PWM
channels are not affected by multi-phasic operation. However, their locations in the shift register
are maintained such that some periods in the PWM outputs may not have any pulses as shown
in
The PHS
PHSD are allowed at any time. Note that channels C and D in 1:2 phase mode and channel D in
1:3 phase mode operate normally.
Figure
Figure
2-0
13-13.
bits may only be modified when the timer is not operational (TR2 = 0). Updates to
13-12). Compare points on disabled channels are blocked from toggling the output
Table
CP/RL2 = 0, T2CM
CP/RL2 = 0, T2CM
13-6). In Multi-phasic mode the PWM outputs on CCA, CCB, CCC and
1-0
1-0
= 11B, DCEN = 0
= 10B, DCEN = 0
Figure 13-14 on page
Duty Cycle Updated
Duty Cycle Updated
82. In order to use
3706C–MICRO–2/11
2-0

Related parts for AT89LP6440