AD7980 Analog Devices, AD7980 Datasheet - Page 5

no-image

AD7980

Manufacturer Part Number
AD7980
Description
Manufacturer
Analog Devices
Datasheet

Specifications of AD7980

Resolution (bits)
16bit
# Chan
1
Sample Rate
1MSPS
Interface
Ser,SPI
Analog Input Type
Diff-Uni
Ain Range
Uni (Vref)
Adc Architecture
SAR
Pkg Type
CSP,SOP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7980
Manufacturer:
BRME
Quantity:
5 510
Part Number:
AD7980
Manufacturer:
DIP6
Quantity:
5 510
Part Number:
AD7980ACPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7980ARMZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7980ARMZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7980ARMZ
Quantity:
8
Part Number:
AD7980ARMZRL7
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7980ARMZRL7
Manufacturer:
ADI
Quantity:
1
Part Number:
AD7980BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7980BCPZ-RL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7980BRMZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
TIMING SPECIFICATIONS
−40°C to +125°C, VDD = 2.37 V to 2.63 V, VIO = 3.3 V to 5.5 V, unless otherwise stated. See Figure 2 and Figure 3 for load conditions.
Table 4.
Parameter
Conversion Time: CNV Rising Edge to Data Available
Acquisition Time
Time Between Conversions
CNV Pulse Width (CS Mode)
SCK Period (CS Mode)
SCK Period (Chain Mode)
SCK Low Time
SCK High Time
SCK Falling Edge to Data Remains Valid
SCK Falling Edge to Data Valid Delay
CNV or SDI Low to SDO D15 MSB Valid (CS Mode)
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)
SDI Valid Setup Time from CNV Rising Edge
SDI Valid Hold Time from CNV Rising Edge (CS Mode)
SDI Valid Hold Time from CNV Rising Edge (Chain Mode)
SCK Valid Setup Time from CNV Rising Edge (Chain Mode)
SCK Valid Hold Time from CNV Rising Edge (Chain Mode)
SDI Valid Setup Time from SCK Falling Edge (Chain Mode)
SDI Valid Hold Time from SCK Falling Edge (Chain Mode)
SDI High to SDO High (Chain Mode with Busy Indicator)
VIO Above 4.5 V
VIO Above 3 V
VIO Above 2.7 V
VIO Above 2.3 V
VIO Above 4.5 V
VIO Above 3 V
VIO Above 2.7 V
VIO Above 2.3 V
VIO Above 4.5 V
VIO Above 3 V
VIO Above 2.7 V
VIO Above 2.3 V
VIO Above 3 V
VIO Above 2.3 V
Figure 2. Load Circuit for Digital Interface Timing
TO SDO
20pF
C
L
500µA
500µA
I
I
OL
OH
1.4V
Rev. B | Page 5 of 28
1
2
FOR VIO ≤ 3.0V, X = 90 AND Y = 10; FOR VIO > 3.0V X = 70, AND Y = 30.
MINIMUM V
SPECIFICATIONS IN TABLE 3.
X% VIO
t
DELAY
1
IH
AND MAXIMUM V
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
CONV
ACQ
CYC
CNVH
SCK
SCK
SCKL
SCKH
HSDO
DSDO
EN
DIS
SSDICNV
HSDICNV
HSDICNV
SSCKCNV
HSCKCNV
SSDISCK
HSDISCK
DSDOSDI
Figure 3. Voltage Levels for Timing
V
V
IH
IL
2
2
IL
Min
500
290
1000
10
10.5
12
13
15
11.5
13
14
16
4.5
4.5
3
5
2
0
5
5
2
3
USED. SEE DIGITAL INPUTS
Y% VIO
Typ
t
1
DELAY
V
V
IH
IL
2
2
Max
710
9.5
11
12
14
10
15
20
15
AD7980
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for AD7980