AD9201 Analog Devices, AD9201 Datasheet - Page 4

• Manufacturer Part Number: AD9201
• Description: Dual Channel 20 MHz 10-Bit Resolution CMOS ADC
• Manufacturer: Analog Devices

Specifications of AD9201

• Resolution (bits): 10bit
• # Chan: 2
• Sample Rate: 20MSPS
• Interface: Par
• Analog Input Type: Diff-Uni,SE-Uni
• Ain Range: 1 V p-p,2 V p-p
• Adc Architecture: Pipelined
• Pkg Type: SOP

CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD9201 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
AD9201
ABSOLUTE MAXIMUM RATINGS*
Parameter
AVDD
DVDD
AVSS
AVDD
CLK
Digital Outputs
AINA, AINB
VREF
REFSENSE
REFT, REFB
Junction Temperature
Storage Temperature
Lead Temperature
*Stresses above those listed under Absolute Maximum Ratings may cause perma-
Model
AD9201ARS
AD9201-EVAL
*RS = Shrink Small Outline.
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum ratings
for extended periods may effect device reliability.
10 sec
(MSB) D9
(LSB) D0
SELECT
CLOCK
DVDD
DVSS
Temperature
Range
–40 C to +85 C
PIN CONFIGURATION
D1
D2
D3
D4
D5
D6
D7
D8
With
Respect
to
AVSS
DVSS
DVSS
DVDD
AVSS
DVSS
AVSS
AVSS
AVSS
AVSS
ORDERING GUIDE
(Not to Scale)
TOP VIEW
AD9201
Min
–0.3
–0.3
–0.3
–6.5
–0.3
–0.3
–1.0
–0.3
–0.3
–0.3
–65
Package
Description
28-Lead SSOP
Evaluation Board
CHIP-SELECT
INA-Q
INB-Q
REFT-Q
REFB-Q
AVDD
VREF
REFSENSE
AVSS
REFB-I
REFT-I
INB-I
INA-I
SLEEP
Max
+6.5
+6.5
+0.3
+6.5
AVDD + 0.3
DVDD + 0.3
AVDD + 0.3
AVDD + 0.3
AVDD + 0.3
AVDD + 0.3
+150
+150
+300
Package
Options*
RS-28
Units
V
V
V
V
V
V
V
V
V
V
C
C
C
–4–
P
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
DEFINITIONS OF SPECIFICATIONS
INTEGRAL NONLINEARITY (INL)
Integral nonlinearity refers to the deviation of each individual
code from a line drawn from “zero” through “full scale.” The
point used as “zero” occurs 1/2 LSB before the first code tran-
sition. “Full scale” is defined as a level 1 1/2 LSBs beyond the
last code transition. The deviation is measured from the center
of each particular code to the true straight line.
DIFFERENTIAL NONLINEARITY (DNL, NO MISSING
CODES)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. It is often
specified in terms of the resolution for which no missing codes
(NMC) are guaranteed.
in
Name
DVSS
DVDD
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
SELECT
CLOCK
SLEEP
INA-I
INB-I
REFT-I
REFB-I
AVSS
REFSENSE
VREF
AVDD
REFB-Q
REFT-Q
INB-Q
INA-Q
CHIP-SELECT Hi-High Impedance, Lo-Normal Operation
PIN FUNCTION DESCRIPTIONS
Description
Digital Ground
Digital Supply
Bit 0 (LSB)
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Bit 8
Bit 9 (MSB)
Hi I Channel Out, Lo Q Channel Out
Clock
Hi Power Down, Lo Normal Operation
I Channel, A Input
I Channel, B Input
Top Reference Decoupling, I Channel
Bottom Reference Decoupling, I Channel
Analog Ground
Reference Select
Internal Reference Output
Analog Supply
Bottom Reference Decoupling, Q Channel
Top Reference Decoupling, Q Channel
Q Channel, B Input
Q Channel, A Input
WARNING!
ESD SENSITIVE DEVICE
REV. D