AD7731 Analog Devices, AD7731 Datasheet - Page 15

• Manufacturer Part Number: AD7731
• Description: Low Noise, High Throughput 24-Bit Sigma-Delta ADC
• Manufacturer: Analog Devices

Specifications of AD7731

• Resolution (bits): 24bit
• # Chan: 3
• Sample Rate: 5MSPS
• Interface: Ser,SPI
• Analog Input Type: Diff-Bip,Diff-Uni
• Ain Range: (2Vref/PGA Gain) p-p,(Vref/PGA Gain) p-p
• Adc Architecture: Sigma-Delta
• Pkg Type: DIP,SOIC,SOP

Data Register (RS2-RS0 = 0, 0, 1); Power On/Reset Status: 000000 Hex
The Data Register on the part is a read-only register that contains the most up-to-date conversion result from the AD7731. Figure 5
shows a flowchart for reading from the registers on the AD7731. The register can be programmed to be either 16 or 24 bits wide,
determined by the status of the WL bit of the Mode Register. The RDY output and RDY bit of the Status Register are set low when
the Data Register is updated. The RDY pin and RDY bit will return high once the full contents of the register (either 16 or 24 bits)
have been read. If the Data Register has not been read by the time the next output update occurs, the RDY pin and RDY bit will go
high for at least 158.5
Data Register as it is being updated. Once the updating of the Data Register has taken place, RDY returns low.
If the Communications Register data sets up the part for a write operation to this register, a write operation must actually take place
in order to return the part to where it is expecting a write operation to the Communications Register (the default state of the inter-
face). However, the 16 or 24 bits of data written to the part will be ignored by the AD7731.
Mode Register (RS2-RS0 = 0, 1, 0); Power-On/Reset Status: 0174 Hex
The Mode Register is a 16-bit register from which data can either be read or to which data can be written. This register configures
the operating modes of the AD7731, the input range selection, the channel selection and the word length of the Data Register. Table X
outlines the bit designations for the Mode Register. MR0 through MR15 indicate the bit location, MR denoting the bits are in the
Mode Register. MR15 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of
that bit. Figure 5 shows a flowchart for reading from the registers on the AD7731 and Figure 6 shows a flowchart for writing to the
registers on the part.
Bit
Location
MR15–MR13
REV. 0
REV. A
H
M
I
M
R
M
D
E
R
2
R
F
1
7
Bit
Mnemonic
MD2–MD0
(
5
) 0
(
) 0
t
CLK IN
M
R
M
N
M
D
R
2
indicating when a read from the Data Register should not be initiated to avoid a transfer from the
1
R
1
6
(
(
4
) 1
) 0
Description
Mode Bits. These three bits determine the mode of operation of the AD7731 as outlined in
Table XI. The modes are independent, such that writing new mode bits to the Mode Regis-
ter will exit the part from the mode in which it is operating and place it in the new requested
mode immediately after the Mode Register write. The function of the mode bits is described
in more detail below.
MD2
0
0
0
0
1
1
1
1
M
R
M
M
N
D
R
1
0
R
1
5
(
(
3
) 1
) 0
MD1
0
0
1
1
0
0
1
1
Table X. Mode Register
R
B
M
M
N
/
U
MD0
0
1
0
1
0
1
0
1
R
0
R
1
(
(
4
) 0
2
) 1
–15–
Mode of Operation
Sync (Idle) Mode
Continuous Conversion Mode
Single Conversion Mode
Power-Down (Standby) Mode
Internal Zero-Scale Calibration
Internal Full-Scale Calibration
System Zero-Scale Calibration
System Full-Scale Calibration
D
B
M
E
M
O
Table XI. Operating Modes
N
R
R
(
1
3
) 0
(
1
) 0
C
D
M
M
H
1
R
2
R
(
1
) 0
2
(
0
) 1
C
D
M
M
H
0
1
R
R
(
9
) 0
1
(
) 0
Power-On/Reset Default
C
W
M
M
H
L
0
R
R
(
8
0
(
AD7731
) 1
) 0