AD7715 Analog Devices, AD7715 Datasheet - Page 8

• Manufacturer Part Number: AD7715
• Manufacturer: Analog Devices

Specifications of AD7715

• Resolution (bits): 16bit
• # Chan: 1
• Sample Rate: 19.2kSPS
• Interface: Ser,SPI
• Analog Input Type: Diff-Bip,Diff-Uni
• Ain Range: (Vref/PGA Gain) p-p,Uni (Vref)/(PGA Gain)
• Adc Architecture: Sigma-Delta
• Pkg Type: DIP,SOIC,SOP

AD7715
TIMING CHARACTERISTICS
DV
otherwise noted.
Table 4.
Parameter
f
t
t
t
t
Read Operation
Write Operation
1
2
3
4
5
6
7
CLKIN
CLK IN LO
CLK IN HI
1
2
Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of DV
See Figure 8 and Figure 9.
CLKIN Duty Cycle range is 45% to 55%. CLKIN must be supplied whenever the AD7715 is not in standby mode. If no clock is present in this case, the device can draw
higher current than specified and possibly become uncalibrated.
The AD7715 is production tested with f
These numbers are measured with the load circuit of Figure 2 and defined as the time required for the output to cross the V
These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
DRDY returns high after the first read from the device after an output update. The same data can be read again, if required, while DRDY is high although take care that
subsequent reads do not occur close to the next output update.
t
t
t
t
t
t
t
t
t
t
t
t
t
t
3
4
5
6
7
8
9
10
11
12
13
14
15
16
DD
5
6
3, 4
= 3 V to 5.25 V; AV
1, 2
Limit at T
(A Version)
400
2.5
0.4 × t
0.4 × t
500 × t
100
0
120
0
80
100
100
100
0
10
60
100
100
120
30
20
100
100
0
DD
= 3 V to 5.25 V; AGND = DGND = 0 V; f
CLK IN
CLK IN
CLK IN
MIN
CLKIN
, T
at 2.4576 MHz (1 MHz for some I
MAX
Figure 2. Load Circuit for Access Time and Bus Relinquish Time
OUTPUT
Unit
kHz min
MHz max
ns min
ns min
ns nom
ns min
ns min
ns min
ns min
ns max
ns max
ns min
ns min
ns min
ns min
ns max
ns max
ns max
ns min
ns min
ns min
ns min
ns min
ns min
PIN
TO
50pF
Rev. D | Page 8 of 40
Conditions/Comments
Master clock frequency: crystal oscillator or externally supplied for specified
performance
Master clock input low time; t
Master clock input high time
DRDY high time
RESET pulsewidth
DRDY to CS setup time
CS falling edge to SCLK rising edge setup time
SCLK falling edge to data valid delay
DV
DV
SCLK high pulsewidth
SCLK low pulsewidth
CS rising edge to SCLK rising edge hold time
Bus relinquish time after SCLK rising edge
DV
DV
SCLK falling edge to DRDY high
CS falling edge to SCLK rising edge setup time
Data valid to SCLK rising edge setup time
Data valid to SCLK rising edge hold time
SCLK high pulsewidth
SCLK low pulsewidth
CS rising edge to SCLK rising edge hold time
DD
DD
DD
DD
DD
tests). It is guaranteed by characterization to operate at 400 kHz.
= 5 V
= 3.3 V
= +5 V
= +3.3 V
I
I
SINK
SOURCE
CLKIN
(800µA AT DV
100µA AT DV
(200µA AT DV
= 2.4576 MHz; Input Logic 0 = 0 V, Logic 1 = DV
100µA AT DV
+1.6V
DD
DD
= 3.3V)
= 5V
DD
DD
= 5V
= 3.3V)
CLK IN
7
DD
= 1/f
) and timed from a voltage level of 1.6 V.
CLK IN
OL
or V
OH
limits.
DD
, unless