AD5582 Analog Devices, AD5582 Datasheet
AD5582
Specifications of AD5582
Available stocks
Related parts for AD5582
AD5582 Summary of contents
Page 1
... DD SS Figure 1. Using Built-In Matching Resistors to Generate a Negative Voltage Reference The AD5582 is well suited for DAC8412 replacement in medium voltage applications in new designs, as well as any other general purpose multichannel 10- to 12-bit applications. The AD5582/AD5583 are specified over the extended industrial (–40∞C to +125∞C) temperature range and offered in a thin and compact 1 ...
Page 2
... 0.5 mA Data = Zero Scale to Full Scale to Zero Scale To ± 0.1% of Full Scale Code 7FF to 800 to 7FF for AD5582 and 1FF to 200 H to 1FF for AD5583 H Data = Midscale, CS Toggles MHz / 1 p-p, REF REF Data = 000 ...
Page 3
... These parameters are guaranteed by design and not subject to production testing. 5 Dual-supply operation exclude the lowest eight codes for the AD5582 and two codes for the AD5583 for INL and DNL errors. REFL SS 6 Short circuit output and supply currents are 24 mA and 25 mA, respectively. ...
Page 4
... These parameters are guaranteed by design and not subject to production testing. 5 Dual-supply operation exclude the lowest eight codes for the AD5582 and two codes for the AD5583 for INL and DNL errors. REFL SS 6 Short circuit output and supply currents are 24 mA and 25 mA, respectively. ...
Page 5
... RDH t RDS CSD L t CSP t LDS t LDH = 2 ns (10 and timed from a voltage level of 1 –5– AD5582/AD5583 10 –40 C < T REFH REFL A Min Typ Max 20 130 ...
Page 6
... ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5582/AD5583 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality ...
Page 7
... Data Bit 3 22 DGND1 Digital Ground 1 23 DB4 Data Bit 4 24 DB5 Data Bit 5 *AD5582 optimizes internal layout design to reduce die area so that all supply voltage pins are required to be connected externally. See Figure 5. REV. A AD5582 PIN CONFIGURATION AGND1 AGND2 1 48 VOB VOC 2 ...
Page 8
... AD5582/AD5583 Pin No. Mnemonic Description 1 AGND1 Analog Ground for DAC A and B 2 VOB DAC B Output 3 V Positive Power Supply for DAC A and B DD1 4 V Negative Power Supply for DAC A and B SS1 5 VOA DAC A Output Connect (Do Not Connect Anything other than Dummy Pad) ...
Page 9
... WCS t = 35ns 35ns AS ADDRESS ADDRESS ADDRESS ONE TWO THREE t = 0ns LDS t = 35ns WDS DATA1 DATA2 DATA3 VALID VALID VALID –9– AD5582/AD5583 t = 0ns WH ADDRESS FOUR t = 0ns 0ns WDH DATA4 VALID = 0ns WH ADDRESS FOUR t = 0ns LDH t = 20ns LDW ...
Page 10
... AD5582/AD5583 CS R/W A0/ LDAC DATA IN RS Figure 2c. Data Write (Input and Output Registers) Timing CS R/W A0/A1 DATA OUT t = 20ns WCS t = 35ns 35ns 0ns = 0ns 35ns WDS t = 20ns RESET t = 130ns RCS 35ns = 0ns RDS RDH t = 35ns t = 0ns 100ns MAX CSD ...
Page 11
... TPC 4. AD5583 Differential Nonlinearity Error 2560 3072 3584 4096 TPC 5. AD5582 INL, DNL, ZSE, and GE at Positive Rail-to-Rail Operation 640 768 896 1024 TPC 6. AD5582 INL, DNL, GE, and ZSE at Negative Rail-to-Rail Operation –11– 1.0 0.8 0.6 0.4 0.2 0 –0.2 –0.4 –0.6 –0.8 – ...
Page 12
... TPC 10. AD5582 Gain and Zero-Scale Error vs. Pull-Up Resistive Loads LOAD L 2560 3072 3584 4096 TPC 11. AD5582 Linearity Errors vs. Differential Reference Ranges IS BETWEEN L 10k 100k TPC 12. AD5582 Supply Current vs. Supply Voltage –12– 40 ZERO ZERO 30 SCALE SCALE ERROR ERROR 20 V > ...
Page 13
... 15V (V) IH TPC 15. AD5582 Supply Current vs. Logic Input Voltage REV. A 300 250 200 V = +15V 150 REFL 100 140 15V 120 = 10V = 0V 100 80 ...
Page 14
... DATA 5V/DIV 100 2.5V REFH s/DIV V 0.5V/DIV OUT : 10nF L 2 s/DIV V 0.1V/DIV OUT TPC 23. Midscale Transition Glitch R BW 33nV 1kHz TPC 24. AD5582 Output Noise Density – = 30Hz – – 23004 7285 2300 730 230 73 23 7.3 2kHz REV. A ...
Page 15
... DAC C L Test Circuit 1 THEORY OF OPERATION The AD5582/AD5583 are quad, voltage output, 12-/10-bit parallel input DACs in compact TSSOP-48 packages. Each DAC is a voltage switching, high impedance ( kW), R-2R ladder configuration with segmentation to optimize die area and precision. Figure 3 shows a simplified R-2R structure without the segmentation. The 2R resistances are switched ...
Page 16
... REFH can be generated easily by an external op amp in an inverting mode with a pair of built-in precision resistors, R1 and R2. These resistors are matched within ± 0.025% for the AD5582 and 0.1% for the AD5583, which is equivalent to less than 1 LSB mis- match. Figure 4 shows a simple configuration. ...
Page 17
... R3 in theory can be made small to achieve the current needed within the U4 output current driving capability. In this circuit, the AD8510 can deliver ± both directions and the voltage compliance approaches ± REV. A Table I. AD5582/AD5583 Logic Table INPUT DAC RS REGISTER REGISTER ...
Page 18
... V within the common-mode range accomplish this, place V then all 4096 V levels of the AD5582 will fall within the gain control range of the AD603. Please refer to the AD603 data sheet for further information regarding gain control, layout, and general operation. – ...
Page 19
... Thin Shrink Small Outline Package [TSSOP PIN 1 0.15 0.05 REV. A OUTLINE DIMENSIONS (RV-48) Dimensions shown in millimeters 12.60 12.50 12.40 25 6.20 6.10 6.00 8.10 BSC 24 1.20 MAX 8 0.5 0 0.27 SEATING 0.20 BSC 0.17 PLANE 0.09 COMPLIANT TO JEDEC STANDARDS MO-153ED –19– AD5582/AD5583 0.75 0.60 0.45 ...
Page 20
... AD5582/AD5583 Revision History Location 8/03—Data Sheet changed from REV REV. A. Change to Figure Changes to SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Changes to TIMING CHARACTERISTICS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Changes to PIN FUNCTION DESCRIPTIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Changes to Figures 2a –20– Page REV. A ...