ADUC831 Analog Devices, ADUC831 Datasheet - Page 49

no-image

ADUC831

Manufacturer Part Number
ADUC831
Description
Precision Analog Microcontroller: 1.3MIPS 8052 MCU + 62kB Flash + 8-Ch 12-Bit ADC + Dual 12-Bit DAC
Manufacturer
Analog Devices
Datasheet

Specifications of ADUC831

Mcu Core
8052
Mcu Speed (mips)
1.3
Sram (bytes)
2304Bytes
Gpio Pins
34
Adc # Channels
8
Other
PWM

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUC831BCP
Manufacturer:
ADI
Quantity:
150
Part Number:
ADUC831BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADUC831BS
Manufacturer:
SHARP
Quantity:
21 512
Part Number:
ADUC831BS
Manufacturer:
ADI
Quantity:
150
Part Number:
ADUC831BS
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADUC831BSB20
Manufacturer:
MINI
Quantity:
892
Part Number:
ADUC831BSZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADUC831BSZ
Manufacturer:
AD
Quantity:
20 000
Part Number:
ADUC831BSZ-REEL
Manufacturer:
AD
Quantity:
1 200
Part Number:
ADUC831BSZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
MISO is shared with P3.3 and as such has the same configuration
as shown in Figure 40.
*These instructions read the port byte (all 8 bits), modify the addressed bit, and
REV. 0
then write the new byte back to the latch.
Figure 43. SDATA/MOSI Pin I/O Functional Equivalent
in SPI Mode
Figure 44. SDATA/MOSI Pin I/O Functional Equivalent
in I
BITS
SFR
SPE = 0 (I
2
MDO
MDE
I2CM
Figure 42. SCLOCK Pin I/O Functional Equivalent
in I
MDI
C Mode
(MASTER/SLAVE)
HARDWARE SPI
HARDWARE I
(SLAVE ONLY)
SPE = 0 (I
HARDWARE I
2
(SLAVE ONLY)
I2CM
C Mode
BITS
MCO
SFR
2
C ENABLE)
SPE = 1 (SPI ENABLE)
2
C ENABLE)
REJECTION FILTER
2
REJECTION FILTER
C
2
C
50ns GLITCH
50ns GLITCH
Q1
Q3
DV
DV
DD
Q1
(OFF)
Q3
DD
Q2 (OFF)
Q4 (OFF)
Q2
Q4
DV
Q1
(OFF)
Q3
SCLOCK
DD
PIN
SDATA/
Q2
Q4
MOSI
PIN
SDATA/
MOSI
PIN
–49–
Read-Modify-Write Instructions
Some 8051 instructions that read a port read the latch, and
others read the pin. The instructions that read the latch rather
than the pins are the ones that read a value, possibly change it,
and then rewrite it to the latch. These are called “read-modify-
write” instructions. Listed below are the read-modify-write
instructions. When the destination operand is a port, or a port
bit, these instructions read the latch rather than the pin.
The reason that read-modify-write instructions are directed to the
latch rather than the pin is to avoid a possible misinterpretation of
the voltage level of a pin. For example, a port pin might be used to
drive the base of a transistor. When a 1 is written to the bit, the
transistor is turned on. If the CPU then reads the same port bit at
the pin rather than the latch, it will read the base voltage of the
transistor and interpret it as a logic 0. Reading the latch rather than
the pin will return the correct value of 1.
ANL
ORL
XRL
JBC
CPL
INC
DEC
DJNZ
MOV PX.Y, C* (Move Carry to Bit Y of Port X)
CLR PX.Y*
SETB PX.Y*
(Logical AND, e.g., ANL P1, A)
(Logical OR, e.g., ORL P2, A)
(Logical EX-OR, e.g., XRL P3, A)
(Jump if Bit = 1 and Clear Bit, e.g., JBC P1.1,
LABEL)
(Complement Bit, e.g., CPL P3.0)
(Increment, e.g., INC P2)
(Decrement, e.g., DEC P2)
(Decrement and Jump if Not Zero, e.g.,
DJNZ P3, LABEL)
(Clear Bit Y of Port X)
(Set Bit Y of Port X)
ADuC831

Related parts for ADUC831