71M6543F Maxim, 71M6543F Datasheet - Page 34

• Manufacturer Part Number: 71M6543F
• Description: The 71M6543F/71M6543H are Teridian's 4th-generation polyphase metering system-on-chips (SoCs) with a 5MHz, 8051-compatible MPU core, low-power real-time clock (RTC) with digital temperature compensation, flash memory, and LCD driver
• Manufacturer: Maxim

71M6543F/H and 71M6543G/GH Data Sheet
Accumulator (ACC, A, SFR 0x E0):
ACC is the accumulator register. Most instructions use the accumulator to hold the operand. The mnemonics
for accumulator-specific instructions refer to accumulator as A, not ACC.
B Register (SFR 0xF0):
The B register is used during multiply and divide instructions. It can also be used as a scratch-pad register to
hold temporary data.
Program Status Word (PSW, SFR 0xD0):
This register contains various flags and control bits for the selection of the register banks (see
Stack Pointer (SP, SFR 0x81):
The stack pointer is a 1-byte register initialized to 0x07 after reset. This register is incremented before
PUSH and CALL instructions, causing the stack to begin at location 0x08.
Data Pointer:
The data pointers (DPTR and DPRT1) are 2 bytes wide. The lower part is DPL (SFR 0x82) and DPL1 (SFR
0x84), respectively. The highest is DPH (SFR 0x83) and DPH1 (SFR 0x85), respectively. The data pointers
can be loaded as two registers (e.g. MOV DPL,#data8). They are generally used to access external code
or data space (e.g. MOVC A,@A+DPTR or MOVX A,@DPTR respectively).
Program Counter:
The program counter (PC) is 2 bytes wide and initialized to 0x0000 after reset. This register is incremented
when fetching operation code or when operating on data from program memory.
Port Registers:
SEGDIO0 through SEGDIO15 are controlled by Special Function Registers P0, P1, P2, and P3 as shown
in
bits are contained in the upper nibble of each SFR Pn register and the DIO bits are contained in the lower
nibble, it is possible to configure the direction of a given DIO pin and set its output value with a single
write operation, thus facilitating the implementation of bit-banged interfaces. Writing a 1 to a DIO_DIR
bit configures the corresponding DIO as an output, while writing a 0 configures it as an input. Writing a 1
to a DIO bit causes the corresponding pin to be at high level (V3P3), while writing a 0 causes the
corresponding pin to be held at a low level (GND). See
34
PSW Bit
Table 14.
7
6
5
4
3
2
1
0
Above SEGDIO15, the LCD_SEGDIOn[ ] registers in I/O RAM are used. Since the direction
Symbol
RS1
RS0
OV
CV
AC
F0
–
P
Carry flag.
Auxiliary Carry flag for BCD operations.
General purpose Flag 0 available for user.
Register bank select control bits. The contents of RS1 and RS0 select the
working register bank:
Overflow flag.
User defined flag.
Parity flag, affected by hardware to indicate odd or even number of one bits in
the Accumulator, i.e. even parity.
© 2008–2011 Teridian Semiconductor Corporation
Table 13: PSW Bit Functions (SFR 0xD0)
F0 is not to be confused with the F0 flag in the CESTATUS register.
RS1/RS0
00
01
10
11
Bank selected
2.5.10 Digital I/O
Bank 0
Bank 1
Bank 2
Bank 3
Function
for additional details.
0x00 – 0x07
0x08 – 0x0F
0x10 – 0x17
0x18 – 0x1F
Location
Table
13).
v1.2