MSM80C86A-10RS Oki Semiconductor, MSM80C86A-10RS Datasheet
MSM80C86A-10RS
Available stocks
Related parts for MSM80C86A-10RS
MSM80C86A-10RS Summary of contents
Page 1
... From MHz Clock Rate (Note) • Low Power Dissipation 10 mA/MHz • Bus Hold Circuitry Eliminated Pull-up Resistors • 40-pin Plastic DIP (DIP40-P-600-2.54): (Product name: MSM80C86A-10RS) • 44-pin Plastic QFJ (QFJ44-P-S650-1.27): (Product name: MSM80C86A-10JS) • 56-pin Plastic QFP (QFP56-P-1519-1.00-K): (Product name: MSM80C86A-10GS-K) (Note) 10 MHz Spec is not compatible with Intel 8086-1 Spec ...
Page 2
... Registers and and Index Instruction Registers Pointer (8 Words) (5 Words) 16-Bit ALU Bus Interface Flags Unit 6Byte Instruction Queue Control & Timing 3 CLK RESET READY MN/MX GND V CC MSM80C86A-10RS/GS/JS BHE INTA, RD, WR, M/IO 4 DT/R, DEN, ALE 3 LOCK ...
Page 3
... MSM80C86A-10RS/GS/JS 40 pin Plastic DIP 1 40 GND ...
Page 4
... GND –0 — –65 to +150 1 25°C Symbol Range V 4. +70 op Symbol Min –0 –0 2.0 MSM80C86A-10RS/GS/JS Rating Unit MSM80C86A-10JS +0.5 CC +0.5 CC °C 0.7 W Unit V °C Typ. Max. Unit 5.0 5.25 V +25 +70 °C +0.8 — V — — ...
Page 5
... I/O to GND and then raise and then lower switch this node from LOW to HIGH. BHLO to switch this node from HIGH to LOW. BHHO MSM80C86A-10RS/GS/ 4 –40°C to +85°C) CC Unit Conditions –2 –100 £ ...
Page 6
... CHRYX t –8 — –8 RYLCL 35 t — 20 HVCH t 30 — 15 INVCH — — ILIH t — 15 — IHIL MSM80C86A-10RS/GS/JS 10 MHz Spec 4. 5. Unit +70°C Max. Min. Max. DC 100 DC ns — 46 — ns — 44 — — — ...
Page 7
... CLCL CLCL RLRH t 2t -60 — 2t WLWH CLCL CLCL t t -60 — t CLCH AVAL CLCH — 15 — OLOH t — 15 — OHOL MSM80C86A-10RS/GS/JS 10 MHz Spec 4. 5. Unit +70°C Max. Min. Max — 10 — CLAX -10 — t -10 — ...
Page 8
... RYLCL t 30 — 15 INVCH t 30 — 15 GVCH 40 t — 30 CHGX t — 15 — ILIH — — IHIL MSM80C86A-10RS/GS/JS 10 MHz Spec 4. 5. Unit +70°C Max. Min. Max. DC 100 DC ns — 46 — ns — 44 — — — ...
Page 9
... CLGL CLGH t 2t — 2t -75 RLRH CLCL CLCL t — 15 — OLOH — 15 — t OHOL , RQ/ MSM80C86A-10RS/GS/JS 10 MHz Spec 4. 5. Unit +70°C Max. Min. Max — — 10 — ...
Page 10
... AVAL t CHLL RYLCL t AVAL t RYHCH t LLAX t CLAZ t CLAV CLAX Float t AZRL t CHCTV t CLRL t CVCTV MSM80C86A-10RS/GS/JS Device Under Test C = 100 includes jig capacitance CL2CL1 Tw t CLCH t CHDX R1VCL t CLR1X t CHRYX t CLDX t DVCL ...
Page 11
... CHLL t CLDV t t CLAV CLAX AVAL t CVCTV t LLAX t CVCTV t CLAZ Float t CHCTV t CVCTV t CVCTV Invalid Address 0 t CLAV MSM80C86A-10RS/GS/ CL2CL1 t CLCH t CHDX CHDX Data Out t WIDX t CVCTX t WLWH t CVCTX t t DVCL CLDX Pointer Float ...
Page 12
... CHLL t CLLH RYLCL t RYHSH t CLAX t RYHCH t t CLAV CLAZ Float t AZRL t CLRL t CHDTL t CLML t CVNV MSM80C86A-10RS/GS/ CL2CL1 CLCH t CLSH (See NOTE 8) t CHDX R1VCL t CLR1X t CHRYX t CLDX t DVCL Data In Float t t CLRH ...
Page 13
... CLAZ Float t t CVNX SVMCH MCE/ PDEN t t CLMCH CHDTL DT/R t CLML INTA DEN ) OH Invalid Address - CLAV , and MSM80C86A-10RS/GS/ CLSH (See NOTE CLDV CHDX Data t CVNX t CLML CLMH t t CLML CLMH Float Float t t ...
Page 14
... GVCH CLGL t t CLGH CHGX Pulse 2 80C86AGT Pulse CLAZ ≥ 1 CLK Cycle Cycles t t HVCH HVCH t CLHAV t CLAZ Coprocessor MSM80C86A-10 MSM80C86A-10RS/GS/JS ≥ 50msec t CLDX t DVCL ≥ 4 CLK Cycles Pulse 3 Coprocessor Release Coprocessor MSM80C86A-10 (See NOTE 1) t CLHAV MSM80C86A-10 14/37 ...
Page 15
... INTERRUPT REQUEST: Input This line is the level triggered interrupt request signal which is sampled during the last clock cycle of instruction and string manipulation. It can be internally masked by software. This signal is active high and internally synchronized MSM80C86A-10RS/GS/JS ) Enable. These lines are high 7 and S 3 15/37 4 ...
Page 16
... STATUS: Output These lines indicate bus status and they are used by the MSM82C88-2 Bus Controller to generate all memory and I/O access control signals. These lines are high impedance during hold acknowledge. These status lines are encoded as shown. MSM80C86A-10RS/GS/JS 16/37 ...
Page 17
... This line indicates that the CPU is in the memory or I/O write cycle. This line is a write strobe signal when the CPU writes data to memory of I/O device. This line is active low. This line is high impedance during hold acknowledge. Characteristics Interrupt acknowledge Read I/O Port Write I/O Port Halt Code Access Read Memory Write Memory Passive MSM80C86A-10RS/GS/JS 17/37 ...
Page 18
... This line is active low. This line is high impedance during hold acknowledge. HOLD HOLD REQUEST: Input This line is used for Bus Request from other devices. This line is active high. HLDA HOLD ACKNOWLEDGE: Output This line is used for Bus Grant other devices. This line is active high. MSM80C86A-10RS/GS/JS 18/37 ...
Page 19
... Memory location FFFF0H is the start address after reset, and 00000H through 003FFH are reserved as an interrupt pointer, where there are 256 types of interrupt pointers. Each interrupt type has a 4-byte pointer element consisting of a 16-bit segment address and a 16-bit offset address. MSM80C86A-10RS/GS/JS - ...
Page 20
... BP base register except data references. Data references when relative to stack, destination DATA (DS) of string operation, or explicitly overridden. Destination of string operations: Explicitly EXTRA (ES) selected using a segment overriden. MSM80C86A-10RS/GS/JS FFFFFH Reset Bootstrap Program Jump FFFFOH 3FFH Interrupt Pointer for Type 255 ...
Page 21
... The I/O ports addresses are same as memory necessary to be careful when using 8-bit peripherals. , and BHE: therefore, they are valid - (LOW (HIGH indicates interrupt enable Flag. 5 are in the same format as a memory address, and A 15 MSM80C86A-10RS/GS/JS S Characteristics 3 0 Alternate Data (Extra segment) 1 Stack 0 Code or None 1 Data - 21/37 are ...
Page 22
... TWAIT GOES INACTIVE IN THE STATE JUST PRIOR BUS RESERVED FOR DATA IN VALID READY WAIT MSM80C86A-10RS/GS/ TWAIT 4 4 BHE Data Out ( READY 22/37 ...
Page 23
... INTR is level triggered must be held until the interrupt request is acknowledged. INTR will be serviced at the end of the current instruction or between string manipulations. Interrupt Acknowledge Sequence ALE LOCK INTA Float MSM80C86A-10RS/GS/ Type Vector 23/37 ...
Page 24
... T4. System Timing – Maximum Mode At maximum mode, the MSM82C88-2 Bus Controller is added to system. The CPU sends status information to the Bus Controller. Bus timing signals are generated by Bus Controller. Bus timing is almost the same as in the minimum mode. MSM80C86A-10RS/GS/JS 24/37 ...
Page 25
... Input Buffer exists only on I/O pins Figure 6a. Bus Hold Circuitry Pin 2-16, 35-39 OUTPUT DRIVER V CC INPUT BUFFER Input Buffer exists only on I/O pins Figure 6b. Bus Hold Circuitry Pin 26-32, 34 "PULL-UP/PULL-DOWN" BOND PAD INPUT PROTECTION CIRCUITRY "PULL-UP" BOND PAD P INPUT PROTECTION CIRCUITRY MSM80C86A-10RS/GS/JS EXTERNAL PIN EXTERNAL PIN 25/37 ...
Page 26
... Semiconductor MSM80C86A-10RS/GS/JS 26/37 ...
Page 27
... Semiconductor MSM80C86A-10RS/GS/JS 27/37 ...
Page 28
... Semiconductor MSM80C86A-10RS/GS/JS 28/37 ...
Page 29
... Semiconductor MSM80C86A-10RS/GS/JS 29/37 ...
Page 30
... Semiconductor MSM80C86A-10RS/GS/JS 30/37 ...
Page 31
PROCESSOR CONTROL CLC = Clear carry 1 1 CMC = Complementary carry 1 1 STC = Set carry 1 1 CLD = Clear direction 1 1 STD = Set direction 1 1 CLI = Clear interrupt 1 1 STI = ...
Page 32
... Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file: FLAGS=x:x:x:x:(OF):(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF) 8-Bit (w=0) AX 000 AL CX 001 CL DX 010 DL BX 011 BL SP 100 AH BP 101 CH SI 110 DH DI 111 BH MSM80C86A-10RS/GS/JS Segment 32/37 ...
Page 33
... High-speed device (New) M80C85AH M80C86A-10 M80C88A-10 M82C84A-2 M81C55-5 M82C37B-5 M82C51A-2 M82C53-2 M82C55A-2 Remarks Low-speed device (Old) M80C85A/M80C85A-2 8bit MPU 16bit MPU M80C86A/M80C86A-2 8bit MPU M80C88A/M80C88A-2 Clock generator M82C84A/M82C84A-5 RAM.I/O, timer M81C55 DMA controller M82C37A/M82C37A-5 USART M82C51A Timer M82C53-5 PPI M82C55A-5 MSM80C86A-10RS/GS/JS 33/37 ...
Page 34
... MSM80C86A-2 and MSM80C86A. Therefore when devices are replaced for upgrading recommended to perform noise evaluation. 2) The characteristics of the MSM80C86A-10 basically satisfy those of the MSM80C86A-2 and MSM80C86A but their timings are a little different. When critical timing is required in designing it is recommended to evaluate operating margins at various temperatures and voltages. MSM80C86A-10RS/GS/JS 34/37 ...
Page 35
... Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). MSM80C86A-10RS/GS/JS (Unit : mm) Package material Epoxy resin ...
Page 36
... Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). MSM80C86A-10RS/GS/JS (Unit : mm) Package material Epoxy resin ...
Page 37
... Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). MSM80C86A-10RS/GS/JS (Unit : mm) Package material Epoxy resin ...