PIC16F88

Manufacturer Part NumberPIC16F88
ManufacturerMicrochip Technology Inc.
PIC16F88 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
Page 32/228

Download datasheet (5Mb)Embed
PrevNext
PIC16F87/88
3.5
Reading Flash Program Memory
To read a program memory location, the user must
write two bytes of the address to the EEADR and
EEADRH registers, set the EEPGD control bit
(EECON1<7>)
and
then
set
control
(EECON1<0>). Once the read control bit is set, the
program memory Flash controller will use the second
instruction cycle to read the data. This causes the
second instruction immediately following the “BSF
EECON1,RD” instruction to be ignored. The data is
available in the very next cycle in the EEDATA and
EEDATH registers; therefore, it can be read as two
bytes in the following instructions. EEDATA and
EEDATH registers will hold this value until another read
or until it is written to by the user (during a write
operation).
EXAMPLE 3-3:
FLASH PROGRAM READ
BANKSEL EEADRH
; Select Bank of EEADRH
MOVF
ADDRH, W
;
MOVWF
EEADRH
; MS Byte of Program
; Address to read
MOVF
ADDRL, W
;
MOVWF
EEADR
; LS Byte of Program
; Address to read
BANKSEL EECON1
; Select Bank of EECON1
BSF
EECON1, EEPGD ; Point to PROGRAM
; memory
BSF
EECON1, RD
; EE Read
;
NOP
; Any instructions
; here are ignored as
NOP
; program memory is
; read in second cycle
; after BSF EECON1,RD
BANKSEL EEDATA
; Select Bank of EEDATA
MOVF
EEDATA, W
; DATAL = EEDATA
MOVWF
DATAL
;
MOVF
EEDATH, W
; DATAH = EEDATH
MOVWF
DATAH
;
DS30487C-page 30
3.6
Erasing Flash Program Memory
The minimum erase block is 32 words. Only through
the use of an external programmer, or through ICSP
control, can larger blocks of program memory be bulk
bit
RD
erased. Word erase in the Flash array is not supported.
When initiating an erase sequence from the micro-
controller itself, a block of 32 words of program memory
is erased. The Most Significant 11 bits of the
EEADRH:EEADR point to the block being erased.
EEADR< 4:0> are ignored.
The EECON1 register commands the erase operation.
The EEPGD bit must be set to point to the Flash
program memory. The WREN bit must be set to enable
write operations. The FREE bit is set to select an erase
operation.
For protection, the write initiate sequence for EECON2
must be used.
After the “BSF EECON1,WR” instruction, the processor
requires two cycles to setup the erase operation. The
user must place two NOP instructions after the WR bit is
set. The processor will halt internal operations for the
typical 2 ms, only during the cycle in which the erase
takes place. This is not Sleep mode, as the clocks and
peripherals will continue to run. After the erase cycle,
the processor will resume operation with the third
instruction after the EECON1 write instruction.
3.6.1
FLASH PROGRAM MEMORY
ERASE SEQUENCE
The sequence of events for erasing a block of internal
program memory location is:
1.
Load EEADRH:EEADR with address of row
being erased.
2.
Set EEPGD bit to point to program memory, set
WREN bit to enable writes and set FREE bit to
enable the erase.
3.
Disable interrupts.
4.
Write 55h to EECON2.
5.
Write AAh to EECON2.
6.
Set the WR bit. This will begin the row erase
cycle.
7.
The CPU will stall for duration of the erase.
 2005 Microchip Technology Inc.