AD9381 Analog Devices, AD9381 Datasheet - Page 13

• Manufacturer Part Number: AD9381
• Description: HDMI Display Interface
• Manufacturer: Analog Devices

AUDIO BOARD LEVEL MUTING
The audio can be muted through the infoframes or locally
via the serial bus registers. This can be controlled with
Register R0x57, Bits [7:4].
AVI Infoframes
The HDMI TMDS transmission contains Infoframes with
specific information for the monitor such as:
•
•
•
•
•
•
•
Table 10.
Port
Bit
4:4:4
4:2:2
4:4:4 DDR
4:2:2 to 12
1
Arrows in the table indicate clock edge. Rising edge of clock = ↑, falling edge = ↓.
Audio information
•
•
•
Speaker placement
N and CTS values (for reconstruction of the audio)
Muting
Source information
•
•
•
Video information
•
•
•
•
•
Vendor (transmitter source) name and product model
2 to 8 channels of audio identified
Audio coding
Audio sampling frequency
CD
SACD
DVD
Video ID code (per CEA861B)
Color space
Aspect ratio
Horizontal and vertical bar information
MPEG frame information (I, B, or P frame)
Red
7
Red/Cr [7:0]
CbCr [7:0]
DDR
DDR
CbCr [11:0]
↑
↓
6
1
R [7:0]
G [3:0]
5
4
3
DDR
↑
2
B [7:4]
1
0
Green
7
Green/Y [7:0]
DDR
DDR
Y [7:0]
Rev. 0 | Page 13 of 44
↑
↓
6
B [3:0]
G [7:4]
5
4
This information is the fundamental difference between DVI
and HDMI transmissions and is located in read-only registers
R0x5A to R0xEE. In addition to this information, registers are
provided to indicate that new information has been received.
Registers with addresses ending in 0xX7 or 0xXF beginning at
R0x87 contain the new data flags (NDF) information. All of
these registers contain the same information and all are reset
once any of them are read. Although there is no external
interrupt signal, it is easy for the user to read any of these
registers and see if there is new information to be processed.
OUTPUT DATA FORMATS
The AD9398 supports 4:4:4, 4:2:2, double data-rate (DDR),
and BT656 output formats. Register 0x25[3:0] controls the
output mode. These modes and the pin mapping are shown
in Table 10.
.
3
DDR 4:2:2
DDR 4:2:2
Y [11:0]
2
↑
↓
1
CbCr [11:0]
Y,Y [11:0]
0
Blue
7
Blue/Cb [7:0]
DDR 4:2:2
6
↑
5
CbCr
4
↓
Y, Y
3
2
AD9381
1
0