ADSP-2171 Analog Devices, ADSP-2171 Datasheet

no-image

ADSP-2171

Manufacturer Part Number
ADSP-2171
Description
ADSP-2100 Family DSP Microcomputers
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-2171BS-104
Manufacturer:
ADI
Quantity:
172
Part Number:
ADSP-2171BS-133
Manufacturer:
AD
Quantity:
20 000
Part Number:
ADSP-2171BST-104
Manufacturer:
ADI
Quantity:
237
Part Number:
ADSP-2171BSTZ-133
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-2171BSZ-133
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-2171KS-104
Manufacturer:
ADI
Quantity:
134
Part Number:
ADSP-2171KST-104
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-2171KST-104X
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-2171S-104X
Manufacturer:
ADI/亚德诺
Quantity:
20 000
a
GENERAL DESCRIPTION
The ADSP-2171, ADSP-2172, and ADSP-2173 are single-chip
microcomputers optimized for digital signal processing (DSP)
and other high-speed numeric processing applications. The
ADSP-2171 and ADSP-2172 are designed for 5.0 V applica-
tions. The ADSP-2173 is designed for 3.3 V applications. The
ADSP-2172 also has 8K words (24-bit) of program ROM.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
FEATURES
30 ns Instruction Cycle Time (33 MIPS) from
50 ns Instruction Cycle Time (20 MIPS) from 10 MHz
ADSP-2100 Family Code & Function Compatible with
Bus Grant Hang Logic
2K Words of On-Chip Program Memory RAM
2K Words of On-Chip Data Memory RAM
8K Words of On-Chip Program Memory ROM
8- or 16-Bit Parallel Host Interface Port
300 mW Typical Power Dissipation at 5.0 V at 30 ns
70 mW Typical Power Dissipation at 3.3 V at 50 ns
Powerdown Mode Featuring Less than 0.55 mW (ADSP-
Dual Purpose Program Memory for Both Instruction
Independent ALU, Multiplier/Accumulator, and Barrel
Two Independent Data Address Generators
Powerful Program Sequencer Provides
Two Double-Buffered Serial Ports with Companding
Programmable 16-Bit Interval Timer with Prescaler
Programmable Wait State Generation
Automatic Booting of Internal Program Memory from
Stand-Alone ROM Execution (Optional)
Single-Cycle Instruction Execution
Single-Cycle Context Switch
Multifunction Instructions
Three Edge- or Level-Sensitive External Interrupts
Low Power Dissipation in Standby Mode
128-Lead TQFP and 128-Lead PQFP
16.67 MHz Crystal at 5.0 V
Crystal at 3.3 V
New Instruction Set Enhancements for Bit Manipula-
tion Instructions, Multiplication Instructions, Biased
Rounding, and Global Interrupt Masking
(ADSP-2172)
2171/ADSP-2172) or 0.36 mW (ADSP-2173) CMOS
Standby Power Dissipation with 100 Cycle Recovery
from Powerdown
and Data Storage
Shifter Computational Units
Zero Overhead Looping
Conditional Instruction Execution
Hardware and Automatic Data Buffering
Byte-Wide External Memory, e.g., EPROM, or
Through Host Interface Port
ADSP-2171/ADSP-2172/ADSP-2173
The ADSP-217x combines the ADSP-2100 base architecture
(three computational units, data address generators, and a pro-
gram sequencer) with two serial ports, a host interface port, a
programmable timer, extensive interrupt capabilities, and on-
chip program and data memory.
In addition, the ADSP-217x supports new instructions, which
include bit manipulations–bit set, bit clear, bit toggle, bit test–
new ALU constants, new multiplication instruction (x squared),
biased rounding, and global interrupt masking, for increased
flexibility. The ADSP-217x also has a Bus Grant Hang Logic
(BGH) feature.
The ADSP-217x provides 2K words (24-bit) of program RAM
and 2K words (16-bit) of data memory. The ADSP-2172 pro-
vides an additional 8K words (24-bit) of program ROM. Power-
down circuitry is also provided to meet the low power needs of
battery operated portable equipment. The ADSP-217x is avail-
able in 128-pin TQFP and 128-pin PQFP packages.
Fabricated in a high-speed, double metal, low power, CMOS
process, the ADSP-217X operates with a 30 ns instruction cycle
time. Every instruction can execute in a single processor cycle.
The ADSP-217x’s flexible architecture and comprehensive in-
struction set allow the processor to perform multiple operations
in parallel. In one processor cycle the ADSP-217x can:
This takes place while the processor continues to:
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
generate the next program address
update one or two data address pointers
GENERATORS
fetch the next instruction
perform one or two data moves
perform a computational operation
receive and transmit data through the two serial ports
receive and/or transmit data through the host interface port
decrement timer
DAG 1
ADDRESS
ALU
ARITHMETIC UNITS
DATA
ADSP-2100 BASE
ARCHITECTURE
DAG 2
MAC
SHIFTER
FUNCTIONAL BLOCK DIAGRAM
SEQUENCER
PROGRAM
PROGRAM MEMORY DATA
DATA MEMORY DATA
PROGRAM MEMORY ADDRESS
DATA MEMORY ADDRESS
DSP Microcomputer
SPORT 0
SERIAL PORTS
PROGRAM
PROGRAM
8K x 24
2K x 24
ROM
RAM
SPORT 1
MEMORY
MEMORY
2K x 16
© Analog Devices, Inc., 1995
DATA
TIMER
Fax: 617/326-8703
INTERFACE
POWERDOWN
HOST
PORT
CONTROL
FLAGS
LOGIC
EXTERNAL
ADDRESS
EXTERNAL
BUS
DATA
BUS

Related parts for ADSP-2171

Related keywords