LPC47M112 SMSC Corporation, LPC47M112 Datasheet - Page 112
LPC47M112
Manufacturer Part Number
LPC47M112
Description
ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE
Manufacturer
SMSC Corporation
Datasheet
1.LPC47M112.pdf
(208 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC47M112-MC
Manufacturer:
SMSC
Quantity:
2 592
Part Number:
LPC47M112-MC
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LPC47M112-MW
Manufacturer:
SMSC
Quantity:
2 014
Company:
Part Number:
LPC47M112-MW
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LPC47M112-MW
Manufacturer:
SMSC
Quantity:
20 000
- Current page: 112 of 208
- Download datasheet (2Mb)
Enhanced Super I/O Controller with LPC Interface
Datasheet
Status Register
This register is cleared on a reset. This register is read-only for the Host and read/write by the LPC47M112 CPU.
UD
C/D
IBF
OBF
EXTERNAL CLOCK SIGNAL
The LPC47M112 Keyboard Controller clock source is a 12 MHz clock generated from a 14.318 MHz clock. The reset
pulse must last for at least 24 16 MHz clock periods. The pulse-width requirement applies to both internally (Vcc POR)
and externally generated reset signals. In powerdown mode, the external clock signal is not loaded by the chip.
DEFAULT RESET CONDITIONS
The LPC47M112 has one source of hardware reset: an external reset via the nPCI_RESET pin. Refer to Table 46 for
the effect of each type of reset on the internal registers.
SMSC DS – LPC47M112
Writable by LPC47M112 CPU. These bits are user-definable.
(Command Data)-This bit specifies whether the input data register contains data or a command (0 = data, 1 =
command). During a host data/command write operation, this bit is set to "1" if SA2 = 1 or reset to "0" if SA2 =
0.
(Input Buffer Full)- This flag is set to 1 whenever the host system writes data into the input data register.
Setting this flag activates the LPC47M112 CPU's nIBF (MIRQ) interrupt if enabled. When the LPC47M112
CPU reads the input data register (DBB), this bit is automatically reset and the interrupt is cleared. There is no
output pin associated with this internal signal.
(Output Buffer Full) - This flag is set to whenever the LPC47M112 CPU write to the output data register (DBB).
When the host system reads the output data register, this bit is automatically reset.
UD
D7
KCLK
KDAT
MCLK
MDAT
Host I/F Data Reg
Host I/F Status Reg
UD
D6
DESCRIPTION
UD
D5
Table 51 - Status Register
N/A: Not Applicable
Table 52 - Resets
UD
D4
Page 112
C/D
D3
HARDWARE RESET
(nPCI_RESET)
00H
Low
Low
Low
Low
N/A
UD
D2
IBF
D1
OBF
D0
Rev. 02/02/2005
Related parts for LPC47M112
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
20w Single Output Swi Tching Power Supply Lpc-20 Ser I Es
Manufacturer:
Analog Technology, Inc.
Datasheet:
Part Number:
Description:
Low-profile Coaxial Connectors
Manufacturer:
DDK Ltd.
Datasheet:
Part Number:
Description:
FAST ETHERNET PHYSICAL LAYER DEVICE
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
4-PORT USB2.0 HUB CONTROLLER
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
FDC37C672ENHANCED SUPER I/O CONTROLLER WITH FAST IR
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
COM90C66LJPARCNET Controller/Transceiver with AT Interface and On-Chip RAM
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet: