IDT72V3642L10PF IDT, Integrated Device Technology Inc, IDT72V3642L10PF Datasheet - Page 25

IC FIFO SYNC 3.3V CMOS 120-TQFP

IDT72V3642L10PF

Manufacturer Part Number
IDT72V3642L10PF
Description
IC FIFO SYNC 3.3V CMOS 120-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
72Vr
Datasheet

Specifications of IDT72V3642L10PF

Function
Synchronous
Memory Size
72M (1M x 72)
Data Rate
100MHz
Access Time
10ns
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
120-TQFP, 120-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
72V3642L10PF
800-1534

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72V3642L10PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V3642L10PF
Manufacturer:
XILINX
0
Part Number:
IDT72V3642L10PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
NOTES:
1. t
2. FIFO2 Write (CSB = LOW, W/RB = LOW, MBB = LOW), FIFO2 read (CSA = LOW, W/RA = LOW, MBA = LOW). Data in the FIFO2 output register has been read from the FIFO.
NOTES:
1. t
2. FIFO1 Write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO1 read (CSB = LOW, W/RB = HIGH, MBB = LOW). Data in the FIFO1 output register has been read from the FIFO.
3. D = Maximum FIFO Depth = 256 for the IDT72V3622, 512 for the IDT72V3632, 1,024 for the IDT72V3642.
IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFO
256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
CLKB
CLKA
CLKA
CLKB
ENA
CLKA edge is less than t
CLKB edge is less than t
ENB
AEA
ENA
AFA
ENB
SKEW2
SKEW2
is the minimum time between a rising CLKB edge and a rising CLKA edge for AEA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising
is the minimum time between a rising CLKA edge and a rising CLKB edge for AFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising
[D-(Y1+1)] Words in FIFO1
SKEW2
SKEW2
t
ENS2
t
ENS2
Figure 17. Timing for AEA
, then AEA may transition HIGH one CLKA cycle later than shown.
, then AFA may transition HIGH one CLKA cycle later than shown.
Figure 18. Timing for AFA
t
t
ENH
SKEW2
t
X2 Words in FIFO2
ENH
t
PAF
(1)
AEA
AEA
AEA
AEA when FIFO2 is Almost-Empty (IDT Standard and FWFT Modes)
AFA
AFA
AFA
AFA when FIFO1 is Almost-Full (IDT Standard and FWFT Modes)
1
t
ENS2
TM
25
t
t
SKEW2
ENH
(D-Y1) Words in FIFO1
2
(1)
t
PAE
1
COMMERCIAL TEMPERATURE RANGE
(X2+1) Words in FIFO2
t
2
ENS2
t
PAF
t
ENH
t
PAE
4660 drw 19
4660 drw 20

Related parts for IDT72V3642L10PF