EM6603 EM Microelectronic, EM6603 Datasheet

no-image

EM6603

Manufacturer Part Number
EM6603
Description
Ultra Low Power Multi I/O Microcontroller
Manufacturer
EM Microelectronic
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EM6603
Quantity:
92
Features
Description
The EM6603 is an advanced single chip low cost,
mask programmed - CMOS 4-bit microcontroller. It
contains ROM, RAM, watchdog timer,
detection circuit, combined timer / event counter,
prescaler, voltage level detector and a number of
clock functions. Its low voltage and low power
operation make it the most suitable controller for
battery, stand alone and mobile equipment. The
EM66XX
Microelectronic’s Advanced Low Power CMOS
Process.
Typical
Copyright  2002, EM Microelectronic-Marin SA
• Low Power - typical 1.8µA active mode
• Low Voltage - 1.2 to 3.6 V
• buzzer
• ROM
• RAM
• 2 clocks per instruction cycle
• RISC architecture
• 4 software configurable 4-bit ports
• Up to 16 inputs
• Up to 12 outputs
• Serial (Output) Write buffer - SWB
• Voltage level detection
• Analogue watchdog
• Timer watchdog
• 8 bit timer / event counter
• Internal interrupt sources (timer, event
• External interrupt sources (portA + portC)
• sensor interfaces
• domestic appliances
• security systems
• bicycle computers
• automotive controls
• TV & audio remote controls
• measurement equipment
• R/F and IR. control
counter, prescaler, SWB)
Ultra Low Power Multi I/O Microcontroller
series
Applications
EM MICROELECTRONIC
- three tone
- 2k × 16 (Mask Programmed)
- 96 × 4 (User Read/Write)
- typical 0.35µA standby mode
- typical 0.1µA sleep mode
@ 1.5V, 32kHz, 25 °C
is
(3 ports)
manufactured
(4 ports)
using
oscillation
EM
1
- MARIN SA
Figure 1.Architecture
Figure 2.Pin Configuration
www.emmicroelectronic.com
EM6603
03/02 REV. G/439

Related parts for EM6603

EM6603 Summary of contents

Page 1

... Internal interrupt sources (timer, event counter, prescaler, SWB) • External interrupt sources (portA + portC) Description The EM6603 is an advanced single chip low cost, mask programmed - CMOS 4-bit microcontroller. It contains ROM, RAM, watchdog timer, detection circuit, combined timer / event counter, prescaler, voltage level detector and a number of clock functions ...

Page 2

... EM6603 at a glance • Power Supply - Low Voltage, low power architecture including internal voltage regulator - 1.2V ... 3.6 V battery voltage - 1.8µA in active mode - 0.35µA in standby mode - 0.1µA in sleep mode @ 1.5V, 32kHz, 25 ° kHz Oscillator • RAM - bit, direct addressable • ROM - 2048 x 16 bit metal mask programmable • ...

Page 3

... Figure 13.Automatic Serial Write Buffer transmission 8 Figure 14.Interactive Serial Write Buffer transmission 8 Figure 15. EM6603 PAD Location Diagram Figure 16. Dimensions of PDIP24 Pack. - Pack. type “A” 8 Figure 17. Dimensions of TSSOP24 Pack. - Pack. type “F” Figure 18. Dimensions of SOP24 Pack. SOIC – Pack. type “B” ...

Page 4

... EM test purpose only (internal pull-down) Can accept trimming capacitor tw. Vss µC reset state + port write interrupt request interrupt request interrupt request interrupt request SWB Serial Clock Output SWB Serial Data Output Active high (internal pull-down) Needs typ. 100nF capacitor tw. Vss 4 www.emmicroelectronic.com EM6603 03/02 REV. G/439 ...

Page 5

... During this time the circuit is in RESET and the strobe output STB/RST is high. Waking up from SLEEP mode clears the SLEEP flag but not the SLmask bit. By reading SLmask one can therefore determine if the EM6603 was powered up (SLmask = 0), or woken from SLEEP mode (SLmask = 1). ...

Page 6

... Reset To initialize the EM6603, a system RESET must be executed. There are four methods of doing this: (1) Initial RESET from the oscillation detection circuit. (2) External RESET from the RESET PIN. (3) External RESET by simultaneous high input to terminals PA0..PA3. (Combinations defined by metal option) (4) Watchdog RESET (software option). ...

Page 7

... Copyright  2002, EM Microelectronic-Marin SA Opt. Code RA0 RA1 RA2 RA3 NoWD bit in Option register 1 0 symbol initial value PC0 $000 (as a result of Jump 0) PC1 undefined PC2 undefined SP SP(0) selected IX undefined CY undefined Z undefined HALT 0 IR Jump 0 see peripheral memory map 7 EM6603 03/02 REV. G/439 www.emmicroelectronic.com ...

Page 8

... Hz Reset R/W Description 0 R/W Timer/Counter Interrupt Mask - R/W Prescaler reset 0 R/W Prescaler Interrupt select 1 0 R/W Prescaler Interrupt select 0 Reset R/W Description - R/W Watchdog timer reset - R/W SLEEP mask bit Timer data 1 Timer data 1 EM6603 PSF1 PSF0 03/02 REV. G/439 www.emmicroelectronic.com ...

Page 9

... NoWD - by default after reset Watchdog timer is On. Writing removes the WatchDog timer. 6.1 PortA The EM6603 has one four bit general purpose input port. Each of the input port terminals PA3..PA0 has an internal pull-Up/Down resistor which can be selected with mask options. Port information is read directly from the pin into a register ...

Page 10

... PA2 interrupt request flag 0 R input PA1 interrupt request flag 0 R input PA0 interrupt request flag Reset R/W Description 0 R/W interrupt mask for input PA3 0 R/W interrupt mask for input PA2 0 R/W interrupt mask for input PA1 0 R/W interrupt mask for input PA0 10 EM6603 03/02 REV. G/439 www.emmicroelectronic.com ...

Page 11

... PortB The EM6603 has one four bit general purpose I/O port. Each bit PB(0:3) can be separately configured by software to be either input or output by writing to the corresponding bit of the CIOPortB control register. The PortB register is used to read data when in input mode and to write data when in output mode. On each terminal Pull-Up/Down resistor can be selected by metal option which are active only when selected as input ...

Page 12

... R input PC0 interrupt request flag Reset R/W Description 0 R/W interrupt mask for input PC3 0 R/W interrupt mask for input PC2 0 R/W interrupt mask for input PC1 0 R/W interrupt mask for input PC0 12 EM6603 PA&C Request to CPU Yes 0 Yes 0 Yes Yes 03/02 REV. G/439 www.emmicroelectronic.com ...

Page 13

... Figure 8.Port C For PortC and PortD metal options 5Y/N and 6Y/N are Port-wise (for the whole port). For PortB these options are bit-wise (every terminal can have individual mask set-up for the options 5Y/N and 6Y/N ). Copyright  2002, EM Microelectronic-Marin SA 13 www.emmicroelectronic.com EM6603 03/02 REV. G/439 ...

Page 14

... PortD The EM6603 has one all purpose I/O port similar to PortC but without interrupt capability. The PortD register is used to read input data when an input and to write output data for output. The input line can be pulled Up/Down (metal option) when the port is used as input. Input mode is set by writing 0 to the I/O control bit CIOPD in register CPIOB, and the terminal becomes high impedance ...

Page 15

... BUZZER The EM6603 has one 50% duty cycle output with three different frequencies which can be used to drive a buzzer. I/O terminal PB0 is used for this function when the buzzer is enabled by setting the BUen bit Table 22 below shows how to select the frequency by writing to the BCF1 and BCF0 control flags in the BEEP register ...

Page 16

... Timer/Event Counter The EM6603 has a built-in 8 bit countdown auto-reload Timer/Event counter that takes an input from either the prescaler or Port PA3. If the Timer/Event counter counts down to $00 the interrupt request flag IntTim is set the Timer/Event counter interrupt is enabled by setting the mask flag MTimC set to 1, then an interrupt request is generated to the CPU ...

Page 17

... Reset R/W Description - - empty - - empty 0 R/W System freq. output on STB/RST pad 0 R/W PA3 input status IRQedgeR Counter source X PA3 debounced rising edge 0 PA3 debounced falling edge 1 PA3 debounced rising edge 0 PA3 not debounced falling edge 1 PA3 not debounced rising edge 17 EM6603 03/02 REV. G/439 www.emmicroelectronic.com ...

Page 18

... Bit Name 3 INTPR 2 INTTE 1 INTPC 0 INTPA 2 SLEEP * Write bit 2 only if SLmask=1 If the SLEEP flag is written with 1 then the EM6603 goes immediately into SLEEP mode (SLmask was at 1). Copyright  2001, EM Microelectronic-Marin SA Reset R/W Description 0 R Prescaler interrupt request 0 R Timer/counter interrupt request 0 R ...

Page 19

... But the µprocessor will be interrupted only with mask set to 1. Copyright  2002, EM Microelectronic-Marin SA Reset R/W Description - - - - - - 0 R/W Debouncer clock select (0=2ms : 1=16ms) 0 R/W Enable interrupt to CPU (1=enabled) IRQ mask bit which can be written enable an interrupt) interrupt request flag which is set on the input rising edge. 19 EM6603 03/02 REV. G/439 www.emmicroelectronic.com ...

Page 20

... Supply Voltage Level Detector The EM6603 has a software configurable built-in supply voltage level detector. Three levels can be defined between VDDmin + 100mV and VDDmax - 600mV in steps of 100mV. During SLEEP mode this function is disabled. The required voltage compare level is selected by writing the bits VLC1 and VLC2 in the SVLD control register which also activates the compare measurement ...

Page 21

... Serial (Output) Write Buffer – SWB The EM6603 has a simple Serial Write Buffer (SWB) which outputs serial data and serial clock. The SWB is enabled by setting the bit V03 in the CLKSWB register as well as setting port D to output mode. The combination of the possible PortD mode is shown in Table 34. In SWB mode the serial clock is output on port D0 and the serial data is output on port D1. The signal TestVar[3], which is used by the processor to make conditional jumps, indicates " ...

Page 22

... Auto mode buffer size bit3 0 R/W Auto mode buffer size bit2 0 R/W Auto mode buffer size bit1 0 R/W Auto mode buffer size bit0 Reset R/W Description 0 R/W SWB Automatic mode select 0 R/W SWB start interactive mode 0 R/W Auto mode buffer size bit5 0 R/W Auto mode buffer size bit4 22 EM6603 03/02 REV. G/439 www.emmicroelectronic.com ...

Page 23

... LowSWB and HighSWB register together with AutoSWB bit = 1. Now everything is ready for serial transmission. To start the transmission one has to put the EM6603 in standby mode with the HALT instruction. With this serial transmission starts. When transmission is finished the ...

Page 24

... SWBuff address. Because the data in the RAM are still present one can start transmitting the same data once again only by recharging the SWBuff , LowSWB and HighSWB register together with AutoSWB bit and putting the EM6603 in HALT mode will start new transmission. ...

Page 25

... Interrupt subroutine that the STSWB bit went low before exiting interrupt. Be careful because if STSWB bit is cleared by software transmission is stopped immediately. At the end of transmission a dummy write of SWBuff must be done to clear TESTvar[3] empty interrupt" or the next transmission will not work. Copyright  2002, EM Microelectronic-Marin SA 25 www.emmicroelectronic.com EM6603 and "SWBbuffer 03/02 REV. G/439 ...

Page 26

... STroBe / ReSeT Output The STB/RST output pin is used to indicate the EM6603 RESET condition as well as write operations to ports B, C and D. For a PortB, PortC and PortD write operation the STROBE signal goes high for half of the system clock period. Write is effected on falling edge of the strobe signal and it can this be used to indicate when data changes at the output port pins ...

Page 27

... Yes / No Yes / PA0 & PA1 logic AND PA0 & PA1 & PA2 logic input reset AND input reset 1 2 typ. VL1 level [V] typ. VL2 level [V] 27 EM6603 Input blocked when Output Hi-Z in Output SLEEP mode Yes / No Yes / PA0 & PA1 & PA2 & PA3 ...

Page 28

... PERIPHERAL MEMORY MAP The following table shows the peripheral memory map of the EM6603. The address space is between $00 and $7F (Hex). Any addresses not shown can be considered to be reserved. Register add add power name hex dec up value b'3210 RAM 00- 0-95 xxxx 5f LTimLS 60 96 0000 ...

Page 29

... PSF0 1: PSF1 1: PSF1 2: PRST MTim 3: MTim 0: BCF0 1: BCF1 2: BUen 3: TimEn ---- ---- 29 EM6603 Remarks interrupt requests sleep mode WatchDog timer control and SLEEP mask Port A status Port A interrupt request Port A mask Port B Input/Output Port B Input/Output individual control Port C Input/Output Port C interrupt request ...

Page 30

... Hz nominal frequency 35 kOhm typical quartz serial resistor 8.2pF typical quartz load capacitance +/- 30 ppm quartz frequency tolerance Symb. Min. IVDDa IVDDa IVDDh IVDDh IVDDs IVDDs VPOR Vrd Vreg 30 EM6603 unit V V °C . Description Typ. Max. Unit (note1) 1.8 3.0 µA 4.5 µA 0.35 0.6 µA 1.8 µA ...

Page 31

... IDD Halt M ode; Regulator; VDD=3.0V 750 [nA] 600 450 300 [°C] - Symb. Min. V Vss IL Vss Vss Vss V 0. 0.7V DD 0.7V DD 0.9Vreg IOL 1.5 600 IOL 10.0 1.0 1.0 31 EM6603 Typ. Max. Unit (note1) 1.8 3.0 µA 4.5 µA 0.35 1.0 µA 1.8 µA 0.1 0.4 µA 1.2 µA 1.85 V [° Typ. Max. Unit 0. 0. ...

Page 32

... Conditions Symb. Min 0°C...+65° 1.5V<VDD 3V I SVLD < 32 EM6603 Typ. Max. Unit 1.5 1.9 400 700 400 1000 8.0 12.5 1.0 1.50 1.0 1.70 50 150 350 50 115 250 200 600 50 115 250 8 ...

Page 33

... Qin C 12,1 Qout R 5 Qin/Qout Gm 2.5 Tstart < Ustart 1,2 Vdd>1.2V tdosc Vdd>1.2V tdsys Vdd>1.5V & Vdd<3.0V Conditions RESET from SLEEP DebCK = 0 DebCK = 0 DebCK = 1 DebCK = 1 33 EM6603 Typ. Max. Unit 0,3 ppm 1/°C 5 ppm 1 MΩ 15.0 µA 4.0 12 kHz Symb. ...

Page 34

... Pad Location Diagram EM6603 PAD Location Diagram Figure 15. All dimensions in Microns w[PQVN nbQ w[POUP w[POSS pcqcr w[OVQU tëÑÜ w[OSRN tbb w[OPVT afgn>qgxc>àí>v>[>QNRV>åàÇëéçí>Åò>w>[>PSWN>åàÇëéçí ...

Page 35

... Dimensions of TSSOP24 Package Figure 17. Dimensions of SOP24 Package SOIC Figure 18. Copyright  2001, EM Microelectronic-Marin SA TSSOP24 (0.65mm pitch, 4.4mm body width) SOP-24 (1.27mm pitch, 300mils body width) 35 www.emmicroelectronic.com EM6603 03/02 REV. G/439 ...

Page 36

... Customer Marking There are 11 digits available for customer marking on PDIP24 and SO24. There are 4 digits available for customer marking on TSSOP24. Please specify below the desired customer marking. Copyright  2001, EM Microelectronic-Marin SA Device in DIE Form: EM6603 %%% WS 11 Delivery Form/ Thickness Stick Tape&Reel Tape&Reel ...

Page 37

... OH OH 2.50V, 2.00V, 1.25V 8.5 pf Qin 15.9 pf Qout 37 EM6603 new text New specifications (paper format only) B/151 new version in Doc Control typical 1.8µA active mode typical 0.35µA standby mode For Vdd less then 1. recommended that Vdd is connected directly to Vreg For Vdd>1.8V then the configuration shown in Fig.3 should be used. Table 10 option register – ...

Page 38

... E/374 13 (26) 19.09.01 E/374 16.4 (30) IVDDa, IVDDh, IVDDs Max. over temperature change in 16.4 DC characteristics. Copyright  2002, EM Microelectronic-Marin SA 2 EM6603 new text C/242 new version in Doc. Control Removed 2.0 to 5.5 V Internal interrupt sources (timer, event counter, prescaler, SWB) 8 external interrupt sources: 4 from PortA ...

Page 39

... Chapter old text Version (page) 01/11/01 E/374 All - 11/02/02 F/374 24 - 22/03/02 G/439 34 & Copyright  2002, EM Microelectronic-Marin SA new text Change heater & footer Add URL. INTEN must be re-enable after auto SWB Modify pad location diagram & chip marking. 39 www.emmicroelectronic.com EM6603 03/02 REV. G/439 ...

Related keywords