LM3S1601 Luminary Micro, Inc, LM3S1601 Datasheet - Page 160

no-image

LM3S1601

Manufacturer Part Number
LM3S1601
Description
Lm3s1601 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S1601
Manufacturer:
DSP
Quantity:
465
Part Number:
LM3S1601-EQC50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1601-EQC50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1601-IBZ50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1601-IBZ50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1601-IQC50-A2
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
LM3S1601-IQC50-A2DD
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
LM3S1601-IQC50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
General-Purpose Input/Outputs (GPIOs)
9
9.1
160
General-Purpose Input/Outputs (GPIOs)
The GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual
GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, and Port H). The GPIO module
supports 23-60 programmable input/output pins, depending on the peripherals being used.
The GPIO module has the following features:
Functional Description
Important:
Each GPIO port is a separate hardware instantiation of the same physical block (see Figure
9-1 on page 161). The LM3S1601 microcontroller contains eight ports and thus eight of these physical
GPIO blocks.
Programmable control for GPIO interrupts
5-V-tolerant input/outputs
Bit masking in both read and write operations through address lines
Pins configured as digital inputs are Schmitt-triggered.
Programmable control for GPIO pad configuration:
Interrupt generation masking
Edge-triggered on rising, falling, or both
Level-sensitive on High or Low values
Weak pull-up or pull-down resistors
2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured
with an 18-mA pad drive for high-current applications
Slew rate control for the 8-mA drive
Open drain enables
Digital input enables
All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0,
and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]).
The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1,
GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both
groups of pins back to their default state.
Preliminary
July 26, 2008

Related parts for LM3S1601