LM3S1918 Luminary Micro, Inc, LM3S1918 Datasheet - Page 457

no-image

LM3S1918

Manufacturer Part Number
LM3S1918
Description
Lm3s1918 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S1918-EQC50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1918-EQC50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1918-IBZ50-A2
Manufacturer:
TI
Quantity:
256
Part Number:
LM3S1918-IBZ50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1918-IBZ50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1918-IQC50-A2
Manufacturer:
Texas Instruments
Quantity:
135
Part Number:
LM3S1918-IQC50-A2
Manufacturer:
RFMD
Quantity:
10 000
Part Number:
LM3S1918-IQC50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
20.2.4
20.2.5
July 26, 2008
a. The ADC reference voltage is 3.0 V. This reference voltage is internally generated from the 3.3 VDDA supply by a band
b. t
Analog Comparator
Table 20-11. Analog Comparator Characteristics
Table 20-12. Analog Comparator Voltage Reference Characteristics
I
Table 20-13. I
a. Values depend on the value programmed into the TPR bit in the I
b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time
Parameter
DNL
OFF
GAIN
Parameter
Parameter
Parameter No.
2
C
ADC
C
gap circuit.
V
R
programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table
above. The I
period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above
values are minimum values.
I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.
V
T
R
A
T
A
MRR
CM
MC
OS
RT
HR
HR
LR
LR
= 1/f
I1
I2
I3
I4
I5
I6
I7
I8
I9
a
a
b
a
c
a
a
a
a
ADC clock
Parameter Name
Differential nonlinearity
Offset
Gain
Parameter Name
Input offset voltage
Input common mode voltage range
Common mode rejection ratio
Response time
Comparator mode change to Output Valid
Parameter Name
Resolution high range
Resolution low range
Absolute accuracy high range
Absolute accuracy low range
2
Parameter
2
C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low
C Characteristics
t
t
t
SCSR
t
t
SCH
t
t
t
t
SRT
SFT
SCS
DH
HT
DS
LP
Parameter Name
Start condition hold time
Clock Low period
I2CSCL/I2CSDA rise time (V
Data hold time
I2CSCL/I2CSDA fall time (V
Clock High time
Data setup time
Start condition setup time (for repeated start condition
only)
Stop condition setup time
Min
-
-
-
-
Preliminary
V
V
Nom
DD
DD
-
-
/32
/24
Min
50
0
Max
±1/2
±1/4
-
-
-
IH
IL
-
-
=2.4 V to V
=0.5 V to V
Nom
±10
Unit
LSB
LSB
LSB
LSB
-
-
-
-
2
V
C Master Timer Period (I2CMTPR) register; a TPR
Min
DD
Max
±25
10
-
-
-
1
-
-1.5
IL
IH
Nom
=0.5 V)
=2.4 V)
-
-
-
Unit
mV
dB
µs
µs
V
Max
±1
±1
±1
Min
36
36
24
18
36
24
2
-
-
LSB
LSB
LSB
Nom
Unit
9
-
-
-
-
-
-
-
-
LM3S1918 Microcontroller
(see note b)
Max
10
-
-
-
-
-
-
-
system clocks
system clocks
system clocks
system clocks
system clocks
system clocks
system clocks
Unit
ns
ns
457

Related parts for LM3S1918