cat24c164 Catalyst Semiconductor, cat24c164 Datasheet - Page 8

no-image

cat24c164

Manufacturer Part Number
cat24c164
Description
16-kb Cmos Serial Eeprom, Cascadable
Manufacturer
Catalyst Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cat24c164LI-G
Manufacturer:
ON Semiconductor
Quantity:
50
Part Number:
cat24c164VP2IGT3
Manufacturer:
ON Semiconductor
Quantity:
4 750
Part Number:
cat24c164VP2IGT3
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
cat24c164WI
Manufacturer:
CSI
Quantity:
20 000
Part Number:
cat24c164WI-GT3
Manufacturer:
ON
Quantity:
2 100
Part Number:
cat24c164WI-GT3
Manufacturer:
CATALYST
Quantity:
113
READ OPERATIONS
Immediate Read
Upon receiving a Slave address with the R/W
Upon receiving a Slave address with the R/W
Upon receiving a Slave address with the R/
‘1’, the CAT24C164 will interpret this as a request for
data residing at the current byte address in memory.
The CAT24C164 will acknowledge the Slave address,
will immediately shift out the data residing at the current
address, and will then wait for the Master to respond.
If the Master does not acknowledge the data (NoACK)
and then follows up with a STOP condition (Figure 9),
the CAT24C164 returns to Standby mode.
Selective Read
Selective Read operations allow the Master device to
select at random any memory location for a read opera-
tion. The Master device first performs a ‘dummy’ write
operation by sending the START condition, slave address
and byte address of the location it wishes to read. After
the CAT24C164 acknowledges the byte address, the
Master device resends the START condition and the
slave address, this time with the R/W
slave address, this time with the R/W
slave address, this time with the R/
CAT24C164 then responds with its acknowledge and
sends the requested data byte. The Master device does
not acknowledge the data (NoACK) but will generate a
STOP condition (Figure 10).
Sequential Read
If during a Read session, the Master acknowledges the
1
mitting data residing at subsequent locations until the
Master responds with a NoACK, followed by a STOP
(Figure 11). In contrast to Page Write, during Sequential
Read the address count will automatically increment to
and then wrap-around at end of memory (rather than
end of page).
Doc. No. 1118, Rev. A
CAT24C164
st
data byte, then the CAT24C164 will continue trans-
W bit set to one. The
W
bit set to one. The
W bit set to
W
bit set to
8
Characteristics subject to change without notice
© 2006 by Catalyst Semiconductor, Inc.

Related parts for cat24c164