mpc9850 Integrated Device Technology, mpc9850 Datasheet - Page 2

no-image

mpc9850

Manufacturer Part Number
mpc9850
Description
Xtal-input, Lvcmos Input, 8 Lvcmos Output Clock Generator
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mpc9850VF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
mpc9850VM
Manufacturer:
Maxim
Quantity:
44
Part Number:
mpc9850VM
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
mpc9850VMR2
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
IDT™ Clock Generator for PowerQUICC III
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC9850
Clock Generator for PowerQUICC III
Table 1. Pin Configurations
MPC9850
2
CLK
PCLK, PCLK
QA0, QA1, QA2, QA3 Output
QB0, QB1, QB2, QB3 Output
QC0, QC1, QC0,
QC1
REF_OUT
XTAL_IN
XTAL_OUT
REF_CLK_SEL
REF_SEL
REF_33MHz
MR
PLL_BYPASS
CLK_A[0:5]
CLK_B[0:5]
RIO_C [0:1]
V
V
V
V
V
GND
1. PowerPC bit ordering (bit 0 = msb, bit 5 = lsb)
2. PowerPC bit ordering (bit 0 = msb, bit 5 = lsb)
DD
DDA
DDOA
DDOB
DDOC
PowerPC bit ordering (bit 0 = msb, bit 1 = lsb)
Pin
(1)
(2)
REF_CLK_SEL
PLL_BYPASS
REF_33MHz
XTAL_OUT
CLK_A[0:5]
CLK_B[0:5]
RIO_C[0:1]
REF_SEL
XTAL_IN
PCLK
PCLK
CLK
MR
Input
Input
Output
Output
Input
Output
Input
Input
Input
Input
Input
Input
Input
Input
I/O
0
1
OSC
LVCMOS
LVPECL
LVCMOS
LVCMOS
LVDS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
Type
0
1
PLL Reference Clock Input (pull-down)
PLL Reference Clock Input (PCLK - pull-down, PCLK - pull-up and
pull-down)
Bank A Outputs
Bank B Outputs
Bank C Outputs
Reference Output (25 MHz or 33 MHz)
Crystal Oscillator Input Pin
Crystal Oscillator Output Pin
Select between CLK and PCLK Input (pull-down)
Select between External Input and Crystal Oscillator Input (pull-down) V
Selects 33 MHz Input (pull-down)
Master Reset (pull-up)
Select PLL or static test mode (pull-down)
Configures Bank A clock output frequency (pull-up)
Configures Bank B clock output frequency (pull-up)
Configures Bank C clock output frequency (pull-down)
3.3 V Supply
Analog Supply
Supply for Output Bank A
Supply for Output Bank B
Supply for Output Bank C
Ground
Figure 1. MPC9850 Logic Diagram
Ref
2000 MHz
PLL
2
1
0
Function
÷4, 8, 16, 40
÷N
÷N
Advanced Clock Drivers Devices
Freescale Semiconductor
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
Supply
DD
DD
DDOA
DDOB
DDOC
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
QA0
QA1
QA2
QA3
QB0
QB1
QB2
QB3
QC0
QC0
QC1
QC1
REF_OUT
High
High
High
Low
High
High
High
Active/State
NETCOM
MPC9850

Related parts for mpc9850