sy89218u Micrel Semiconductor, sy89218u Datasheet

no-image

sy89218u

Manufacturer Part Number
sy89218u
Description
Precision 1 15 Lvds Fanout Buffer With 2 1 Mux And Four ?1/?2/?4 Clock Divider Output Banks
Manufacturer
Micrel Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
sy89218uHY
Manufacturer:
Microchip
Quantity:
828
Part Number:
sy89218uHY
Manufacturer:
Micrel Inc
Quantity:
10 000
General Description
The SY89218U is a 2.5V precision, high-speed,
integrated clock divider and LVDS fanout buffer capable
of handling clocks up to 1.5GHz. Optimized for
communications applications, the four independently
controlled output banks are phase-matched and can be
configured for pass through (÷1), ÷2 or ÷4 divider ratios.
The differential input includes Micrel’s unique, 3-pin
input termination architecture that allows the user to
interface to any differential signal (AC- or DC-coupled)
as small as 100mV (200mV
or termination resistor networks in the signal path. The
low-skew, low-jitter outputs are LVDS compatible with
extremely fast rise/fall times guaranteed to be less than
200ps.
The /MR (master reset) input asynchronously resets the
outputs. A four-clock delay after de-asserting /MR allows
the counters to synchronize and start the outputs from
the same state without any runt pulse.
The SY89218U is part of Micrel’s Precision Edge
product family. All support documentation can be found
at Micrel's web site at: www.micrel.com.
January 2007
Precision Edge is a registered trademark of Micrel, Inc.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com
PP
) without any level shifting
®
MUX and Four ÷1/÷2/÷4 Clock Divider Output
Precision 1:15 LVDS Fanout Buffer with 2:1
Features
• Low-skew LVDS output banks with independently
• Four output banks, 15 total outputs
• Guaranteed AC performance over temperature and
• Fail Safe Input
• Ultra-low jitter design:
• Patent-pending input termination and VT pin accepts
• LVDS-compatible outputs
• CMOS/TTL-compatible output enable (EN) and
• 2.5V ±5% power supply
• –40°C to +85°C temperature range
• Available in 64-pin TQFP
Applications
• All SONET/SDH applications
• All Fibre Channel applications
• All Gigabit Ethernet applications
Markets
• LAN/WAN routers/switches
• Storage
• ATE
• Test and measurement
programmable ÷1, ÷2 and ÷4 divider options
voltage:
– Accepts a clock frequency up to 1.5GHz
– <1600ps IN-to-OUT propagation delay
– <200ps rise/fall time
– <35ps within bank skew
– Prevents outputs from oscillating
– <1ps
– <10ps
DC- and AC-coupled inputs (CML, PECL, LVDS)
divider select control
RMS
PP
total jitter (clock)
random jitter
SY89218U
hbwhelp@micrel.com
Banks
or (408) 955-1690
M9999-012407-B

Related parts for sy89218u

sy89218u Summary of contents

Page 1

... A four-clock delay after de-asserting /MR allows the counters to synchronize and start the outputs from the same state without any runt pulse. The SY89218U is part of Micrel’s Precision Edge product family. All support documentation can be found at Micrel's web site at: www.micrel.com. Precision Edge is a registered trademark of Micrel, Inc. ...

Page 2

... Micrel, Inc. Functional Block Diagram January 2007 2 hbwhelp@micrel.com SY89218U M9999-012407-B or (408) 955-1690 ...

Page 3

... Contact factory for die availability. Dice are guaranteed Tape and Reel. Pin Configuration January 2007 Operating Package Marking Type Range T64-1 Industrial SY89218UHY with Pb-Free bar-line indicator T64-1 Industrial SY89218UHY with Pb-Free bar-line indicator = 25°C, DC Electricals only. A 64-Pin EPAD-TQFP (T64-1) 3 SY89218U Lead Finish Pb-Free Matte-Sn Pb-Free Matte-Sn M9999-012407-B hbwhelp@micrel ...

Page 4

... Bank B LVDS differential output pairs controlled by FSELB1 and FSELB0. Refer to “Function Table” for details. Unused output pairs should be terminated with 100 across the differential pair 4 SY89218U –1.2V. They are used for AC-coupling CC M9999-012407-B hbwhelp@micrel.com or (408) 955-1690 /2 ...

Page 5

... Ground and exposed pad must be connected to the same GND plane on the board. (4) (4) FSELx0 FSELx1 IN0÷1 IN1÷1 IN0÷2 IN1÷2 IN0÷4 IN1÷ M9999-012407-B hbwhelp@micrel.com or (408) 955-1690 SY89218U ...

Page 6

... A (4) TQFP Still-air ( )...............................................35°C/W JA Junction-to-board ( ) ............................20°C/W JB Min Typ 2.375 325 90 100 45 50 1.2 0 0.1 200 30 V –1.3 V –1 Min Typ 2 –125 -300 hbwhelp@micrel.com SY89218U Max Units 2.625 V 420 mA  110 –0 2 100 mV V –1 1.28 V Max Units V 0 ...

Page 7

... The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. January 2007 (7) = –40°C to +85°C, unless otherwise stated. A Condition See Figure 1a See Figure 1b See Figure 5b See Figure 5b 7 SY89218U Min Typ Max Units 250 325 500 650 1.125 1.20 1.275 – ...

Page 8

... T is the time between rising edges of the output n–1 M9999-012407-B hbwhelp@micrel.com or (408) 955-1690 SY89218U Max Units GHz 1600 ps 1400 ps 1400 ps ps fs/° ...

Page 9

... PK PP Maximum frequency of the SY89218U is limited by the FSI function. Refer to Figure 2b. Input Clock Failure Case If the input clock fails to a floating, static, or extremely low signal swing, the FSI function will eliminate a metastable condition and guarantee a stable output signal ...

Page 10

... Micrel, Inc. Single-Ended Differential Swings Figure 1a. Single-Ended Voltage Swing Timing Diagrams January 2007 Figure 1b. Differential Voltage Swing Figure 2a. Propagation Delay Figure 2b. Fail Safe Feature 10 SY89218U M9999-012407-B hbwhelp@micrel.com or (408) 955-1690 ...

Page 11

... Micrel, Inc. Timing Diagrams January 2007 Figure 2c. Reset with Output Enabled 11 SY89218U M9999-012407-B hbwhelp@micrel.com or (408) 955-1690 ...

Page 12

... Micrel, Inc. Timing Diagrams January 2007 Figure 2d. Enable Timing Figure 2e. Disable Timing 12 SY89218U M9999-012407-B hbwhelp@micrel.com or (408) 955-1690 ...

Page 13

... Micrel, Inc. Typical Operating Characteristics V = 2.5V, GND = 0V 100mV January 2007 = 100 across the outputs 25°C, unless otherwise stated SY89218U M9999-012407-B hbwhelp@micrel.com or (408) 955-1690 ...

Page 14

... Micrel, Inc. Functional Characteristics V = 2.5V, GND = 0V 100mV January 2007 = 100 across the outputs 25°C, unless otherwise stated SY89218U M9999-012407-B hbwhelp@micrel.com or (408) 955-1690 ...

Page 15

... Input Stage Internal Termination Input Interface Applications Figure 4a. CML Interface (DC-Coupled) Option: May connect V to VCC T Figure 4d. LVPECL Interface (AC-Coupled) January 2007 Figure 3. Simplified Differential Input Stage Figure 4b. CML Interface (AC-Coupled) Figure 4e. LVDS Interface 15 SY89218U Figure 4c. LVPECL Interface (DC-Coupled) M9999-012407-B hbwhelp@micrel.com or (408) 955-1690 ...

Page 16

... LVDS driver and receiver. Also, change in common mode voltage function of data input, is kept to a minimum, to keep EMI low. Figure 5a. LVDS Differential Measurement January 2007 Figure 5b. LVDS Common Mode Measurement 16 hbwhelp@micrel.com SY89218U M9999-012407-B or (408) 955-1690 ...

Page 17

... Output Banks SY89202U Ultra-Precision 1:8 LVPECL Fanout with Three ÷1/÷2/÷4 Clock Divider Output Banks HBW New Products and Applications Solutions January 2007 Data Sheet Link http://www.micrel.com/_PDF/HBW/sy89221u.pdf http://www.micrel.com/_PDF/HBW/sy89200u.pdf http://www.micrel.com/_PDF/HBW/sy89202u.pdf http://www.micrel.com/page.do?page=/product-info/as/HBWsolutions.shtml 17 hbwhelp@micrel.com SY89218U M9999-012407-B or (408) 955-1690 ...

Page 18

... A Purchaser’s use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser’s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. January 2007 64-Pin EPAD-TQFP (T64-1) © 2006 Micrel, Incorporated. 18 SY89218U M9999-012407-B hbwhelp@micrel.com or (408) 955-1690 ...

Related keywords