adv7802 Analog Devices, Inc., adv7802 Datasheet - Page 12

• Manufacturer Part Number: adv7802
• Description: 12-bit, Sdtv/hdtv 3d Comb Filter, Video Decoder, And Graphics Digitizer
• Manufacturer: Analog Devices, Inc.

ADV7802
Table 7. Pin Function Descriptions
Pin No.
1 to 14, 155 to 158, 161 to
169, 172 to 174
15, 79, 143, 170
16, 22, 35, 59, 77, 82, 138,
144, 160, 171, 176
17
18
19
20
21
23, 36, 60, 76, 137, 159, 175
24 to 34, 39
37, 47, 61
38, 48, 62
40, 41
42
43
44
45
46, 72
49
50 to 57, 63 to 70
58
71
73, 74
75
78
80
81
DGND
Mnemonic
P0 to P29
DVDDIO
LLC
CS/HS_OUT
SFL/SYNC_OUT
FLD_DE_OUT
VS_OUT
DVDD
SDRAM_A0 to
SDRAM_A11
DVDDIO_SDRAM
DGND_SDRAM
SDRAM_BA1 to
SDRAM_BA0
SDRAM_CS
SDRAM_RAS
SDRAM_CAS
SDRAM_WE
SDRAM_LDM,
SDRAM_UDM
SDRAM_LDQS
SDRAM_DQ0 to
SDRAM_DQ15
SDRAM_VREF
SDRAM_UDQS
SDRAM_CK,
SDRAM_CK
SDRAM_CKE
CLKIN
XTAL
XTAL1
Type
O
P
GND
O
O
O
O
O
P
O
P
GND
O
O
O
O
O
O
I/O
I/O
P
I/O
O
O
I
I
O
1
Rev. D | Page 12 of 36
Description
Video Pixel Output Port. See Figure 7 for details on pin mapping.
Digital Input/Output Supply Voltage (3.3 V).
Digital Ground.
Line-Locked Output Clock for the Pixel Data.
Horizontal Synchronization or Composite Synchronization Signal. This signal
can be selected while in SDP mode.
Subcarrier Frequency Lock. This pin contains a serial output stream, which
can be used to lock the subcarrier frequency when this decoder is connected
to any digital video encoder from Analog Devices, Inc. SYNC_OUT is the
sliced synchronization output signal available only in CP mode.
Field Synchronization Output Signal (All Interlaced Video Modes). This pin
also can be enabled as a data enable signal (DE) to allow direct connection to
an HDMI™/DVI Tx IC.
Vertical Synchronization Output Signal (SDP and CP Modes).
Digital Core Supply Voltage (1.8 V).
Address Outputs. Interface to external RAM address lines. See Figure 7 for
details on pin mapping.
External Memory Interface Digital Input/Output Supply (DDR 2.5 V or SDR 3.3 V).
External Memory Interface Digital GND.
Bank Address Outputs. Interface to external RAM bank address lines.
Chip Select. SDRAM_CS enables and disables the command decoder on
the RAM.
Row Address Select Command Signal. SDRAM_RAS, SDRAM_CAS,
SDRAM_WE, and SDRAM_CS define the command to the RAM.
Column Address Select Command Signal. SDRAM_RAS, SDRAM_CAS,
SDRAM_WE, and SDRAM_CS define the command to the RAM.
Write Enable Output Command Signal. SDRAM_RAS, SDRAM_CAS,
SDRAM_WE, and SDRAM_CS define the command to the RAM.
Data Mask Output. Data is masked when DM is high, for writing data to the
external RAM. LDM corresponds to the data on SDRAM_DQ0 to
SDRAM_DQ7, and UDM corresponds to the data on SDRAM_DQ8 to
SDRAM_DQ15.
Lower Data Strobe Pin. Data strobe pins are used for the RAM interface. This
is an output with read data and an input with write data. It is edge aligned
with write data and centered in read data. SDRAM_ LDQS corresponds to the
data on SDRAM_DQ0 to SDRAM_DQ7.
Data Bus. Interface to external RAM 16-bit data bus. See Figure 7 for details
on pin mapping.
1.25 V reference for the DDR SDRAM interface or 1.65 V for SDR.
Upper Data Strobe Pin. Data strobe pins for the RAM interface. This is an
output with read data and an input with write data. It is edge aligned with
write data and centered in read data. SDRAM_UDQS corresponds to the data
on SDRAM_DQ8 to SDRAM_DQ16.
Differential Clock Output. All address and control output signals to the RAM
should be sampled on the positive edge of SDRAM_CK and on the negative
edge of SDRAM_CK.
Clock Enable. This pin is used as an enable to the clock signals of the
external RAM.
Clock Input Signal. Used in 24-bit digital input mode (for example, processing
24-bit RGB data from a DVI/HDMI Rx IC and also in digital CVBS input mode).
Crystal Input. Input pin for 28.63636 MHz crystal.
Crystal Output. This pin should be connected to the 28.63636 MHz crystal.
Data Sheet