at24c128b ATMEL Corporation, at24c128b Datasheet

no-image

at24c128b

Manufacturer Part Number
at24c128b
Description
Two-wire Serial Eeprom 128k 16,384 X 8
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
at24c128b-PU
Manufacturer:
ATMEL
Quantity:
5 000
Part Number:
at24c128b-PU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c128b-TH-B
Manufacturer:
Atmel
Quantity:
15
Part Number:
at24c128b-TH-B
Manufacturer:
ATMEL10
Quantity:
120
Part Number:
at24c128b-TH-B
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c128b-TH-T
Manufacturer:
ATMEL
Quantity:
26 550
Part Number:
at24c128b-TH-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c128bN-SH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c128bN-SH-B
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c128bN-SH-T
Manufacturer:
ATMEL
Quantity:
8 000
Part Number:
at24c128bN-SH-T
Manufacturer:
ATMEL
Quantity:
1 000
Part Number:
at24c128bN-SH-T
Manufacturer:
ALTERA
0
Table 0-1.
1. Features
2. Description
The AT24C128B provides 131,072 bits of serial electrically erasable and programma-
ble read-only memory (EEPROM) organized as 16,384 words of 8 bits each. The
device’s cascadable feature allows up to eight devices to share a common two-wire
bus. The device is optimized for use in many industrial and commercial applications
where low-power and low-voltage operation are essential. The devices are available
in space-saving 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini
MAP, 8-lead Ultra Lead Frame Land Grid Array (ULA), 8-lead TSSOP, and 8-ball
dBGA2 packages. In addition, the entire family is available in a 1.8V (5.5V to 3.6V)
version.
Pin Name
A0–A2
SDA
SCL
WP
GND
Low-voltage and Standard-voltage Operation
Internally Organized as 16,384 x 8
Two-wire Serial Interface
Schmitt Trigger, Filtered Inputs for Noise Suppression
Bidirectional Data Transfer Protocol
1 MHz (5.5V, 2.5V), and 400 kHz (1.8V) Compatibility
Write Protect Pin for Hardware and Software Data Protection
64-byte Page Write Mode (Partial Page Writes Allowed)
Self-timed Write Cycle (5 ms Max)
High Reliability
Lead-free/Halogen-free
8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini MAP, 8-lead Ultra Lead
Frame Land Grid Array (ULA), 8-lead TSSOP, and 8-ball dBGA2 Packages
Die Sales: Wafer Form, Tape and Reel and Bumped Wafers
– 1.8 (V
– Endurance: One Million Write Cycles
– Data Retention: 40 Years
CC
= 1.8V to 5.5V)
Pin Configurations
Function
Address Inputs
Serial Data
Serial Clock Input
Write Protect
Ground
8-lead Ultra Lead Frame Land Grid Array
GND
A0
A1
A2
SDA
VCC
SDA
VCC
SCL
SCL
WP
WP
8-lead dBGA2
8
7
6
5
8
7
6
5
1
2
3
4
Bottom View
Bottom View
8-lead PDIP
1
2
3
4
1
2
3
4
8
7
6
5
A0
A1
A2
GND
A0
A1
A2
GND
VCC
WP
SCL
SDA
GND
A0
A1
A2
GND
A0
A1
A2
VCC
SDA
SCL
8-lead Ultra Thin Mini MAP
WP
1
2
3
4
8-lead TSSOP
1
2
3
4
8
7
6
5
8-lead SOIC
Bottom View
1
2
3
4
8
7
6
5
8
7
6
5
A0
A1
A2
GND
VCC
WP
SCL
SDA
VCC
WP
SCL
SDA
Two-wire Serial
EEPROM
128K (16,384 x 8)
AT24C128B
Rev. 5296A–SEEPR–1/08

Related parts for at24c128b

at24c128b Summary of contents

Page 1

... Die Sales: Wafer Form, Tape and Reel and Bumped Wafers 2. Description The AT24C128B provides 131,072 bits of serial electrically erasable and programma- ble read-only memory (EEPROM) organized as 16,384 words of 8 bits each. The device’s cascadable feature allows up to eight devices to share a common two-wire bus ...

Page 2

... Storage Temperature .........................................−65°C to +150°C Voltage on Any Pin with Respect to Ground ........................................ −1.0V to +7.0V Maximum Operating Voltage .......................................... 6.25V DC Output Current........................................................ 5.0 mA Figure 3-1. VCC GND WP SCL SDA AT24C128B 2 *NOTICE: Block Diagram START STOP LOGIC LOAD COMP DEVICE ADDRESS COMPARATOR R/W DATA WORD ADDR/COUNTER D IN ...

Page 3

... WRITE PROTECT (WP): The write protect input, when connected to GND, allows normal write operations. When WP is connected directly to Vcc, all write operations to the memory are inhib- ited. If the pin is left floating, the WP pin will be internally pulled down to GND. However, due to capacitive coupling that may appear during customer applications, Atmel recommends always connecting the WP pins to a known state ...

Page 4

... Memory Organization AT24C128B, 128K SERIAL EEPROM: The 128K is internally organized as 256 pages of 64 bytes each. Random word addressing requires a 14-bit data word address. (1) Table 5-1. Pin Capacitance Applicable over recommended operating range from T Symbol Test Condition C Input/Output Capacitance (SDA) I/O C Input Capacitance ( ...

Page 5

Table 5-3. AC Characteristics (Industrial Temperature) Applicable over recommended operating range from T erwise noted). Test conditions are listed in Note 2. Symbol Parameter f Clock Frequency, SCL SCL t Clock Pulse Width Low LOW t Clock Pulse Width High ...

Page 6

... EEPROM in 8-bit words. The EEPROM sends a “0” during the ninth clock cycle to acknowledge that it has received each word. STANDBY MODE: The AT24C128B features a low-power standby mode that is enabled upon power-up and after the receipt of the stop bit and the completion of any internal operations. ...

Page 7

The device is ready for next communication after above steps have been completed. Figure 6-3. Software Reset Start bit SCL 1 SDA Figure 6-4. Bus Timing ...

Page 8

... Upon a compare of the device address, the EEPROM will output a “0” compare is not made, the device will return to a standby state. DATA SECURITY: The AT24C128B has a hardware data protection scheme that allows the user to write protect the whole memory when the WP pin ...

Page 9

... The data word address lower six bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the fol- lowing byte is placed at the beginning of the same page. If more than 64 data words are transmitted to the EEPROM, the data word address will “ ...

Page 10

... As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will “roll over” and the sequential read will continue. The AT24C128B 10 Current Address Read Figure 9-2) ...

Page 11

Figure 9-3. 5296A–SEEPR–1/08 Figure Sequential Read 9-3). 11 ...

Page 12

... AT24C128B Ordering Information Ordering Code AT24C128B-PU (Bulk Form Only) (1) AT24C128BN-SH-B (NiPdAu Lead Finish) (2) AT24C128BN-SH-T (NiPdAu Lead Finish) (1) AT24C128B-TH-B (NiPdAu Lead Finish) (2) AT24C128B-TH-T (NiPdAu Lead Finish) (2) AT24C128BY6-YH-T (NiPdAu Lead Finish) (2) AT24C128BD3-DH-T (NiPdAu Lead Finish) (2) AT24C128BU2-UU-T (3) AT24C128B-W-11 Notes: 1. “-B” denotes bulk. 2. “-T” denotes and tape and reel. SOIC = 4K. TSSOP, dBGA2, and Mini MAP = 5k. SAP = 3K. ...

Page 13

Part marking scheme 11.1 8-PDIP TOP MARK Seal Year |---|---|---|---|---|---|---|---| |---|---|---|---|---|---|---|---| |---|---|---|---|---|---|---|---| * Lot Number |---|---|---|---|---|---|---|---| | Pin 1 Indicator (Dot) 11.2 8-SOIC TOP MARK |---|---|---|---|---|---|---|---| ...

Page 14

... D B |---|---|---| H 1 |---|---|---| |---|---|---| * | Pin 1 Indicator (Dot) AT24C128B SEAL YEAR 6: 2006 7: 2007 W 8: 2008 9: 2009 C00 = Country or Origin A AAA = Atmel Lot Number Y = YEAR OF ASSEMBLY XX = ATMEL LOT NUMBER TO COORESPOND WITH NSEB TRACE CODE LOG BOOK. (e. AA, AB, AC,...AX, AY, AZ SEAL YEAR ...

Page 15

TOP MARK |---|---|---| |---|---|---| |---|---|---| * | Pin 1 Indicator (Dot) 11.6 dBGA2 TOP MARK LINE 1-------> LINE 2-------> COUNTRY OF ORIGIN Y = ONE DIGIT YEAR CODE 4: 2004 ...

Page 16

... E and eA measured with the leads constrained to be perpendicular to datum. 5. Pointed or rounded lead tips are preferred to ease insertion and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm). 2325 Orchard Parkway San Jose, CA 95131 R AT24C128B ...

Page 17

JEDEC SOIC TOP VIEW e e SIDE VIEW Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc. 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 ...

Page 18

... Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm. 5. Dimension D and determined at Datum Plane H. 2325 Orchard Parkway San Jose, CA 95131 R AT24C128B TITLE 8A2, 8-lead, 4 ...

Page 19

MAP D Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-229, for proper dimensions, tolerances, datums, etc. 2. Dimension b applies to metallized terminal and is measured between 0.15 mm and 0.30 mm ...

Page 20

... ULA PIN # TOP VIEW 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 R AT24C128B SIDE VIEW SYMBOL TITLE 8D3, 8-lead (1.80 x 2.20 mm Body) Ultra Leadframe Land Grid Array (ULA PIN # BOTTOM VIEW ...

Page 21

... Revision History Doc. Rev. 5296A 5296A–SEEPR–1/08 Date Comments AT24C128B product with date code 2008 work week 14 (814) or later supports 5Vcc operation 1/2008 Initial document release 21 ...

Page 22

... Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. ©2008 Atmel Corporation. All rights reserved. Atmel of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. International Atmel Asia ...

Related keywords