r1lv0408d Renesas Electronics Corporation., r1lv0408d Datasheet - Page 8

no-image

r1lv0408d

Manufacturer Part Number
r1lv0408d
Description
4m Sram 512-kword ?? 8-bit
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r1lv0408dSA-5SC
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
r1lv0408dSA-5SI
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
r1lv0408dSA-5SI
Manufacturer:
RENESAS
Quantity:
3
Part Number:
r1lv0408dSA-5SR#B0
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
r1lv0408dSA-7LI
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
r1lv0408dSA-7LI#S0
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
r1lv0408dSA7LIB0
Manufacturer:
RENESAS
Quantity:
5 210
Part Number:
r1lv0408dSB-5SI
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
r1lv0408dSB-5SI
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
r1lv0408dSB-5SI
Quantity:
88
Part Number:
r1lv0408dSB-5SI#B0
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
r1lv0408dSP-5SI#BO
Quantity:
1 100
R1LV0408D Series
Write Cycle
Write cycle time
Chip selection to end of write
Address setup time
Address valid to end of write
Write pulse width
Write recovery time
Write to output in high-Z
Data to write time overlap
Data hold from write time
Output active from end of write
Output disable to output in high-Z
Notes: 1. t
Rev.1.00, May.24.2007, page 8 of 12
2. This parameter is sampled and not 100% tested.
3. A write occurs during the overlap (t
4. t
5. t
6. t
7. During this period, I/O pins are in the output state so that the input signals of the opposite phase
8. If the CS# low transition occurs simultaneously with the WE# low transition or after the WE#
9. Dout is the same phase of the write data of this write cycle.
10. Dout is the read data of next address.
11. If CS# is low during this period, I/O pins are in the output state. Therefore, the input signals of
12. In the write cycle with OE# low fixed, t
and are not referred to output voltage levels.
transition of CS# going low or WE# going low. A write ends at the earlier transition of CS# going
high or WE# going high. t
to the outputs must not be applied.
transition, the output remain in a high impedance state.
the opposite phase to the outputs must not be applied to them.
data bus contention. t
HZ
CW
AS
WR
, t
Parameter
is measured from the address valid to the beginning of write.
is measured from CS# going low to the end of write.
is measured from the earlier of WE# or CS# going high to the end of write cycle.
OHZ
and t
WHZ
are defined as the time at which the outputs achieve the open circuit conditions
WP
≥ t
WP
DW
is measured from the beginning of write to the end of write.
min + t
Symbol
t
t
t
t
t
t
t
t
t
t
t
WHZ
OHZ
WC
CW
AW
WP
WR
DW
OW
AS
DH
WP
WHZ
) of a low CS# and a low WE#. A write begins at the later
WP
max
must satisfy the following equation to avoid a problem of
Min
55
50
50
40
25
0
0
0
0
5
0
-5S%
Max
R1LV0408D
20
20
Min
70
60
60
50
30
0
0
0
0
5
0
-7L%
Max
25
25
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes
1, 2, 7
1, 2, 7
3, 12
4
5
6
2

Related parts for r1lv0408d