wm8350 Wolfson Microelectronics plc, wm8350 Datasheet - Page 206

no-image

wm8350

Manufacturer Part Number
wm8350
Description
Wolfson Audioplus? Stereo Codec With Power Management
Manufacturer
Wolfson Microelectronics plc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
wm8350G
Manufacturer:
WOLFSON
Quantity:
20 000
Part Number:
wm8350GEB/RVLRG
Manufacturer:
WOLFSON
Quantity:
20 000
WM8350
w
24.3.6
The first-level GP_INT interrupt comprises several second-level interrupts for the 13 GPIO pins. Each
of these has a status bit in Register R30 and a mask bit in Register R35, as defined in Table 147.
R30 (1Eh)
GPIO Interrupt
Status
R38 (26h)
GPIO Interrupt
Mask
Table 147 GPIO Interrupts
ADDRESS
GPIO INTERRUPTS
12:0
BIT
12
11
10
9
8
7
6
5
4
3
2
1
0
GP12_EINT
GP11_EINT
GP10_EINT
GP9_EINT
GP8_EINT
GP7_EINT
GP6_EINT
GP5_EINT
GP4_EINT
GP3_EINT
GP2_EINT
GP1_EINT
GP0_EINT
“IM_” + name of respective bit
in R30
LABEL
GPIO12 interrupt.
(Trigger controlled by GP12 registers.)
Note: This bit is cleared once read.
GPIO11 interrupt.
(Trigger controlled by GP11 registers.)
Note: This bit is cleared once read.
GPIO10 interrupt.
(Trigger controlled by GP10 registers.)
Note: This bit is cleared once read.
GPIO9 interrupt.
(Trigger controlled by GP9 registers.)
Note: This bit is cleared once read.
GPIO8 interrupt.
(Trigger controlled by GP8 registers.)
Note: This bit is cleared once read.
GPIO7 interrupt.
(Trigger controlled by GP7 registers.)
Note: This bit is cleared once read.
GPIO6 interrupt.
(Trigger controlled by GP6 registers.)
Note: This bit is cleared once read.
GPIO5 interrupt.
(Trigger controlled by GP5 registers.)
Note: This bit is cleared once read.
GPIO4 interrupt.
(Trigger controlled by GP4 registers.)
Note: This bit is cleared once read.
GPIO3 interrupt.
(Trigger controlled by GP3 registers.)
Note: This bit is cleared once read.
GPIO2 interrupt.
(Trigger controlled by GP2 registers.)
Note: This bit is cleared once read.
GPIO1 interrupt.
(Trigger controlled by GP1 registers.)
Note: This bit is cleared once read.
GPIO0 interrupt.
(Trigger controlled by GP0 registers.)
Note: This bit is cleared once read.
Interrupt mask.
0 = Do not mask interrupt.
1 = Mask interrupt.
Each bit in R38 enables or masks the
corresponding bit in R30. The default
value for these bits is 0 (unmasked).
DESCRIPTION
PD, June 2009, Rev 4.1
Production Data
206

Related parts for wm8350