cxa1992ar

Manufacturer Part Numbercxa1992ar
DescriptionRf Signal Processing Servo Amplifier
ManufacturerSony Electronics
cxa1992ar datasheet
 
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
Page 1/49

Download datasheet (655Kb)Embed
Next
RF Signal Processing Servo Amplifier
Description
The CXA1992AR is a bipolar IC developed for CD
player RF signal processing and servo control.
Features
• Automatic focus bias adjustment circuit
• Automatic tracking balance and gain adjustment
circuits
• RF level control circuit
• Interruption countermeasure circuit
• Sled overrun prevention circuit
• Anti-shock circuit
• Defect detection and prevention circuits
• RF 1-V amplifier, RF amplifier
• APC circuit
• Focus and tracking error amplifier
• Focus, tracking and sled servo control circuits
• Focus OK circuit
• Mirror detection circuit
• Single power supply and dual power supplies
Applications
CD players
Structure
Bipolar silicon monolithic IC
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
CXA1992AR
52 pin LQFP (Plastic)
Absolute Maximum Ratings (Ta = 25°C)
• Supply voltage
V
CC
• Operating temperature
Topr
• Storage temperature
Tstg
• Allowable power dissipation
P
D
Recommended Operating Conditions
Operating supply voltage V
CC
– 1 –
12
V
–20 to +75 °C
–65 to +150 °C
600
mW
– V
3.0 to 5.5
V
EE
E96X16-PS

cxa1992ar Summary of contents

  • Page 1

    ... RF Signal Processing Servo Amplifier Description The CXA1992AR is a bipolar IC developed for CD player RF signal processing and servo control. Features • Automatic focus bias adjustment circuit • Automatic tracking balance and gain adjustment circuits • RF level control circuit • Interruption countermeasure circuit • Sled overrun prevention circuit • ...

  • Page 2

    ... OUTPUT DECODER TZC FZC DFCTO IFB1-6 BAL1-4 TOG1-4 TRACKING PHASE COMPENSATION V CC FS1 FOCUS PHASE COMPENSATION FS2 Charge up FS4 – 2 – CXA1992AR IIL 25 TTL DFCT 23 22 IIL TTL TTL 21 IIL FS1-4 ...

  • Page 3

    ... CXA1992AR Description Focus error amplifier output. Connected internally to the window comparator input for bias adjustment. Focus error input. Capacitor connection pin for defect time constant. Ground this pin through a capacitor for cutting the focus servo high- frequency gain ...

  • Page 4

    ... CXA1992AR Description External time constant setting pin for generating focus search waveform. External time constant setting pin for switching tracking high- frequency gain. External time constant setting pin for switching tracking high-frequency gain ...

  • Page 5

    ... Outputs FZC, DFCT1, TZC, BALH, 147 TGH, FOH, ATSC, and others according to the command from CPU. Outputs DFCT2, MIRR, BALL, TGL, 100k FOL, and others according to the command from the CPU. 20k 147 40k Focus OK comparator output. 100k – 5 – CXA1992AR Description ...

  • Page 6

    ... RF sunning amplifier output. Eye- pattern check point. 147 34 RF summing amplifier inverted 10k 10k input. The RF amplifier gain is determined by the resistance connected between this pin and RFO pin. 50µ 147 External time constant setting pin during RF level control. 50µ 10µ – 6 – CXA1992AR Description ...

  • Page 7

    ... Connect these pins to the photo diode and pins. 11.6k 100µ 4k Bias adjustment of focus error 147 amplifier. Leave this pin open for automatic adjustment. 6µ 12p 260k F I-V and E I-V amplifier inverted input. 147 Connect these pins to photo diodes F and E. 500 10µ – 7 – CXA1992AR Description ...

  • Page 8

    ... CXA1992AR Description I-V amplifier E gain adjustment. (When not using automatic balance adjustment) Negative power supply. Tracking error amplifier output. E-F signal is output. Comparator input for balance adjustment. (Input from TEO through LPF) Tracking error input ...

  • Page 9

    ... I Equivalent circuit 1k 100k Window comparator input for ATSC detection. 100k 1k 10µ 10µ 10µ 147 Tracking zero-cross comparator input. 75k 120 120 VC 10µ 51k 147 Focus zero-cross comparator input. 75k 9k – 9 – CXA1992AR Description + V )/2 direct voltage output. EE ...

  • Page 10

    ... Output gain difference with V17 IFB4: ON, BIAS0: reference 3B7 1 Output gain difference with V18 IFB5: ON, BIAS0: reference 3AF 1 Output gain difference with V19 IFB6: ON, BIAS0: reference 39F 1 Output gain difference with V20 – 10 – CXA1992AR = 1.5V 1.5V, Topr = 25° Min. Typ. Max. Unit 18.4 24.4 34.2 mA –24.4 –18.4 mA – ...

  • Page 11

    ... BAL1 3C4 37 36 I37 = 364µA 3C4 36 37 I37 = 439µA 3C4 37 36 I37 = 515µA 3C4 37 36 0.8mA sink I37 = 515µA, 3C0 36 37 LD: OFF – 11 – CXA1992AR Min. Typ. Max. Unit –5 mV –35 –20 – 8.6 11.6 14.6 8.6 11.6 14 ...

  • Page 12

    ... Input voltage when TG2 (Pin 10) goes from Vcc/2 to Vcc Input voltage when TG2 (Pin 10 goes from Vcc/2 to Vcc Pin 49 voltage when SENS1 (Pin 25 – 12 – CXA1992AR Min. Typ. Max. Unit 300 1020 1510 mV 230 610 1050 mV –300 mV –1510 –970 – ...

  • Page 13

    ... Measures at SENS1 pin. 39 Measures at SENS1 pin. 39 Measures at SENS1 pin. 39 Measures at SENS1 pin. 39 – 13 – CXA1992AR Min. Typ. Max. Unit –20 –5 mV –35 350 400 450 mV 260 300 340 mV –367 –330 mV –400 50 — — dB — ...

  • Page 14

    ... FOK CC2 CC1 CB CP RF_I RF_O RF_M RFTC LD PD PD1 PD2 – 14 – CXA1992AR TA_O TA_M FSET TG2 TGU SRCH FE_M FE_O FLB FGD FDFCT FEI FEO ...

  • Page 15

    ... DRIVER DRIVER Vcc – 15 – CXA1992AR MICRO COMPUTER DSP 27 26 SENS2 25 SENS1 24 XRST 23 DATA 22 XLT 21 CLK 20 LOCK 19 Vcc Vcc 18 60k ISET 17 ...

  • Page 16

    ... A PD1 C 38 iPD1 B PD2 D 39 iPD2 The low frequency component of the RFO output voltage 58k 10k VA PD1 IV AMP VC 58k VC 10k VB PD2 IV AMP VC = 2.2 (V RFO – 16 – CXA1992AR 22k RF_O RF_M 33 RF SUMMING AMP + 127.6k (iPD1 + iPD2 ...

  • Page 17

    ... FE AMP R6 174k FOCUS PHASE VC COMPENSATION VIN > VIN < FOH 20mV VIN VC FOL VL VIN > VIN < –20mV VC iPD1) – (–58k iPD2)} – 17 – CXA1992AR FEO 1 R10 10k FEI 10k 2200p GND GND FE_M 7 R11 R8 100k 100k FE_O 6 DRIVER VC ...

  • Page 18

    ... When performing conventional focus bias adjustment Fix the focus bias adjustment switches to the desired settings. (for example, IFB6 ON) In this condition, adjust the focus bias by turning a volume connected to FE_BIAS (Pin 40). [Example circuit Volume 47k 3. D11 D6 001110 ) < 50mV 40 FE_BIAS – 18 – CXA1992AR ...

  • Page 19

    ... R18 – 7.5k + –20mV R22 VC 1.5k VH 400mV VC VIN VC 300mV 403k R3 – 19 – CXA1992AR VIN > VIN < BALH SENS1 25 BALL VL VIN > SENS VIN < SELECTOR VIN > VIN < TGH SENS2 CPU 26 TGL VL VIN > VIN < XRST ...

  • Page 20

    ... When the TEO signal level is low and TGH (SENS1 pin) does not go Low, the gain should be raised with the TGFL command for adjustment. If the adjustment does not bring the result of Low, check the pulse duty of TGL (SENS2 pin). V < V < < V < (2) (3) – 20 – CXA1992AR D11 D6 001100 ) D11 D6 001101 ) ...

  • Page 21

    ... R14 12.5k RF_I 1.1Vpp 32 R7 1.47V 39.5k 33 RF_O R9 23. R13 and controlling the laser power in sync with the L according to the results of comparison with the L variable range L – 21 – CXA1992AR LDON VREF V EE LPC ON/OFF 50%/17% 670mV 1µ ...

  • Page 22

    ... Center Voltage Generation Circuit (The figure below shows a single voltage application; Connect to GND for dual power supplies.) Maximum current is approximately ±3mA. Output impedance is approximately 30k 30k V EE Connected internally to the GND pin. EE – 22 – CXA1992AR ...

  • Page 23

    ... SELECTOR FS4 68k Focus 100k phase Compensation 50k 40k 11µ 50k FS2 FLB FSET SRCH 0.015µ 0.1µ 510k 4.7µ – 23 – CXA1992AR 25 SENS1 FOCUS COIL FE_O 6 100k FE_M 7 22µ 60k ISET 17 FS1 Charge up resistance; however However, changing EE 15%. ...

  • Page 24

    ... The capacitor connected between Pins 9 and time constant to cut the high-frequency gain when TG2 is OFF. The peak frequency of the tracking phase compensation is approximately 1.2kHz when a 510k resistance is connected to Pin 11. In the CXA1992AR, TG1 and TG2 are inter-linked switches. To jump tracks in FWD and REV directions, turn TM3 or TM4 ON. During this time, the peak voltage applied to the tracking coil is determined by the TM3 or TM4 current and the feedback resistance from Pin 12 ...

  • Page 25

    ... Track jump current (TM3 and TM4 current • Sled kick current (TM5 and TM6 current, when during 1X$ commands Use external resistance of between 30k to 240k . Using external resistance outside this range may cause oscillation approximately 1.27V – 25 – CXA1992AR ...

  • Page 26

    ... FOCUS OK COMPARATOR – V –0.37V. RFI RFO 0.033µ CC1 CC2 DFCT1 DEFECT COMPARATOR DEFECT BOTTOM HOLD 30 0.01µ – 26 – CXA1992AR V CC 20k FOK 27 DFCT2 FLIP FLOP 26 SENS2 e SENS SELECTOR 25 SENS1 DEFECT SW d BOTTOM HOLD (2) dotted line CC2 ...

  • Page 27

    ... High; and when a defect is detected High. The mirror hold time constant must be sufficiently large compared with the traverse signal. In the CXA1992AR, this mirror output is used only during braking operations, and no external output pin is attached. Accordingly, when connecting DSP with MIRR input pin, input the C.OUT output to the MIRR input of the DSP ...

  • Page 28

    ... X X DFCT1 DFCT2 X X TZC MIRR (HIGH-Z) (HIGH-Z) DATA – 28 – CXA1992AR 26 SENS2 SENS1 SENS2 D0 X BALH BALL X TGH TGL X FOH FOL H X ATSC (HIGH-Z) ...

  • Page 29

    ... The input data to operate this IC is configured as 8-bit/12-bit data; however, below, this input data is represented by 2-digit hexadecimal numerals in the form $XX, where hexadecimal numeral between 0 and F/$XXX for 12-bit. Commands for the CXA1992AR can be broadly divided into four groups ranging in value from $0X, $1X, $2X, $3XX. 1. $0X (FZC at SENS1 pin (Pin 25), H (Hi-Z) at SENS2 pin (Pin 26)) These commands are related to focus servo control ...

  • Page 30

    ... Drive voltage Focus error SENS1 (FZC) Focus Fig. 3. S-curve $03 $08 The instant when the signal is brought into focus. Fig. 4. Focus ON timing chart – 30 – CXA1992AR The broken lines in the figure indicate the voltage assuming the signal is not in focus. ...

  • Page 31

    ... RF envelope and the tracking error is 180° out-of-phase to cut the unneeded portion of the tracking error and apply braking TG1, TG2 Break Sled kick circuit height ON/OFF ON/OFF – 31 – CXA1992AR Transfer $ YES FZC ? NO YES Latch (B) Sled kick height D1 D0 ...

  • Page 32

    ... From outer to inner track Fig. 7. Internal waveform Tracking control 00 off 01 Servo ON 10 F-JUMP 11 R-JUMP TM1, TM3, TM4, – 32 – CXA1992AR TM7 Low: open High: make [ H] ("MIRR") ("TZC") Braking is applied from here Sled control 00 off 01 Servo ON 10 F-FAST FORWARD ...

  • Page 33

    ... and sending a latch pulse with and does not change the balance switch settings. START C.OUT is the frequency high enough ? YES SENS1/2 Balance OK ? Adjustment Completed Balance adjustment START TOG1 to TOG4 Switch control SENS1/2 GAIN YES Adjustment Completed Gain adjustment – 33 – CXA1992AR NO ...

  • Page 34

    ... The control limit is ±17% with and ±50% with • LDON The laser diode can be turned ON and OFF by setting D2 with and The laser diode is ON with and OFF with START SENS1/2 BIAS YES Adjustment Completed Focus bias adjustment method – 34 – CXA1992AR ...

  • Page 35

    ... NORMAL TG1 SW: TG2 ON When LOCK is not used, Pin 19 (LOCK) should be pulled side and TG2 is OFF. Even if TG1 and TG2 are NORMAL mode, side TM2 SW: side SLED OFF UP TG1 SW: side TG2 OFF side with the resistor of approximately 47k . CC – 35 – CXA1992AR ...

  • Page 36

    ... Low level input voltage V IL High level input voltage WCK h Min. Typ. 500 500 500 500 1000 1000 (V – – 0 – 36 – CXA1992AR 3.0V) CC Max. Unit 1 MHz 0 ...

  • Page 37

    ... CXA1992AR ...

  • Page 38

    ... CXA1992AR ...

  • Page 39

    ... CXA1992AR 1: OFF 0: ON • FS2 OFF • FS4 In the Block Diagram: 1:SW side 0:SW side In the Block Diagram: 1:SW side 0:SW side • TG2 1: OFF 0: ON • BRAKE When D2 in Fig. 6 is: ...

  • Page 40

    ... CXA1992AR Notes) • TM1/TM2 In the Block Diagram: 1:SW side 0:SW side • TM3/TM4/TM5/TM6 OFF ...

  • Page 41

    ... CXA1992AR RDF ATSC LDON LPCL LPC DFCT CT2 — — — — — E — — — — — E — E — — ...

  • Page 42

    ... CXA1992AR RDF ATSC LDON LPCL LPC DFCT CT2 — — — — — D — — — — — D — — — — — ...

  • Page 43

    ... CXA1992AR RDF ATSC LDON LPCL LPC DFCT CT2 — — — — — — — — — — — — — — — — — ...

  • Page 44

    ... CXA1992AR RDF ATSC LDON LPCL LPC DFCT CT2 — — — — — — — — — — — — — — — — — ...

  • Page 45

    ... CXA1992AR RDF ATSC LDON LPCL LPC DFCT CT2 — — — ...

  • Page 46

    ... CXA1992AR RDF ATSC LDON LPCL LPC DFCT CT2 ...

  • Page 47

    ... ADDRESS D10 – 47 – CXA1992AR HEX $00 $10 $20 DATA HEX $300 $340 $380 $3D0 ...

  • Page 48

    ... Vcc Vsat (NPN Measurement pin Conditions C = 0.1µF FLB 0.1µF FGD 0.1µF TGU and controlling the laser power in sync with the L – 48 – CXA1992AR V CC 20k FOK Typ. Unit 21 deg 13 dB –125 deg 26 ...

  • Page 49

    ... NOTE: “ ” Dimensions do not include mold protrusion. SONY CODE EIAJ CODE JEDEC CODE 52PIN LQFP(PLASTIC) 12.0 ± 0.2 10.0 ± 0 0.65 0.13 M 0.32 – 0.07 (0.3) DETAIL A PACKAGE STRUCTURE PACKAGE MATERIAL LQFP-52P-L01 LEAD TREATMENT LEAD MATERIAL LQFP052-P-1010 PACKAGE MASS – 49 – CXA1992AR + 0.1 1 0.08 DETAIL B EPOXY RESIN PALLADIUM PLATING COPPER ALLOY 0.3g ...