lc72136nm

Manufacturer Part Numberlc72136nm
DescriptionPll Frequency Systhesizer
ManufacturerSanyo Semiconductor Corporation
lc72136nm datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
Page 1/23

Download datasheet (320Kb)Embed
Next
Ordering number : EN5608
Overview
The LC72136N and LC72136NM are PLL frequency
synthesizers for use in radio/cassette players. They allow
high-performance AM/FM tuners to be implemented
easily.
Features
• High-speed programmable frequency divider
— FMIN: 10 to 160 MHz.....Pulse swallower
(divide-by-two prescaler built in)
— AMIN: 2 to 40 MHz.........Pulse swallower
0.5 to 10 MHz......Direct division
• IF counter
IFIN: 0.4 to 12 MHz................For use as an AM/FM IF
counter
• Reference frequency
— Selectable from one of eight frequencies (crystal
oscillator: 75 kHz)
1, 3, 5, 3.125, 6.25, 12.5, 15, and 25 kHz
• Phase comparator
— Supports dead zone control
— Built-in unlock detection circuit
— Built-in deadlock clear circuit
• Built-in MOS transistor for forming an active low-pass
filter
• I/O ports
— Dedicated output ports: 6
— I/O ports: 2
— Supports clock time base output
• Serial Data I/O
— Supports CCB format communication with the
system controller.
• Operating ranges
— Supply voltage: 4.5 to 5.5 V
— Operating temperature: –20 to +70°C
• Packages
—DIP22S/MFP24S
• CCB is a trademark of SANYO ELECTRIC CO., LTD.
• CCB is SANYO’s original bus format and all the bus
addresses are controlled by SANYO.
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN
LC72136N, 72136NM
PLL Frequency Synthesizer
for Electronic Tuning
Package Dimensions
unit: mm
3059-DIP22S
[LC72136N]
unit: mm
3112-MFP24S
[LC72136NM]
N3096HA (OT) No. 5608-1/23
CMOS LSI
SANYO: DIP22S
SANYO: MFP24S

lc72136nm Summary of contents

  • Page 1

    ... Ordering number : EN5608 Overview The LC72136N and LC72136NM are PLL frequency synthesizers for use in radio/cassette players. They allow high-performance AM/FM tuners to be implemented easily. Features • High-speed programmable frequency divider — FMIN 160 MHz.....Pulse swallower (divide-by-two prescaler built in) — ...

  • Page 2

    Pin Assignments LC72136N, 72136NM No. 5608-2/23 ...

  • Page 3

    ... BO1 to BO5, BOF, IO1, IO2, AOUT max BO1 max AOUT max BO2 to BO5, BOF, IO1, IO2 O Ta ≤ 70°C: LC72136N (DIP22S) Pd max Ta ≤ 70°C: LC72136NM (MFP24S) Topr Tstg Ratings Unit –0.3 to +7.0 V –0.3 to +7.0 V –0 0 –0.3 to +15 V –0.3 to +7.0 V – ...

  • Page 4

    Allowable Operating Ranges –20 to +70°C, V Parameter Symbol Supply voltage Input high-level voltage Input low-level voltage Output voltage ...

  • Page 5

    Electrical Characteristics –20 to +70°C, V Parameter Symbol Rf1 Rf2 Internal feedback resistors Rf3 Rf4 Rpd1 Internal pull-down resistors Rpd2 Internal output resistor Rd Hysteresis V HIS Output high-level voltage ...

  • Page 6

    Pin Functions Pin No. Symbol (MFP pin numbers Type are in parentheses.) 22 (24) XIN Xtal 1 (1) XOUT Local oscillator FMIN 16 (17) signal input Local oscillator AMIN 15 (16) signal input CE Chip enable 3 ( ...

  • Page 7

    Continued from preceding page. Pin No. Symbol (MFP pin numbers Type are in parentheses.) BO1 7 (8) BO2 8 (9) BO3 9 (10) BO4 10 (11) Output ports BO5 14 (15) BOF 2 (3) IO1 11 (12) Input or output ...

  • Page 8

    Serial Data I/O Procedures The LC72136N inputs and outputs data using the Sanyo CCB (computer control bus) audio LSI serial bus format. This LSI adopts an 8-bit address format CCB. I/O mode B0 1 IN1 (82 IN2 (92) ...

  • Page 9

    DI Control Data (serial data input) Structure 1. IN1 Mode 2. IN2 Mode LC72136N, 72136NM No. 5608-9/23 ...

  • Page 10

    DI Control Data Functions No. Control block/data Programmable divider data • Data that sets the programmable divider P0 to P15 A binary value in which P15 is the MSB. The LSB changes depending on DVS and SNS. DVS 1 0 ...

  • Page 11

    Continued from preceding page. No. Control block/data DO pin control data • Data that determines DO pin output DOC0, DOC1, DOC2 DOC2 The open state is selected following a power-on reset. Note: ...

  • Page 12

    Continued from preceding page. No. Control block/data IF counter control data • This data should be set normal operation. Setting this data to 0 switches (11) IFS the LC72136N to a reduced input sensitivity mode in which ...

  • Page 13

    Serial Data Input (IN1/IN2 CL: Normal high 2. CL: Normal low Serial Data Output (OUT CL: Normal high 2. CL: Normal low Note: Since the DO pin is an ...

  • Page 14

    Serial Data Timing Parameter Symbol Data setup time t SU Data hold time t HD Clock low-level time t CL Clock high-level time wait time setup time hold time t EH ...

  • Page 15

    Programmable Divider Structure DVS SNS Input pin FMIN AMIN AMIN Note: * Don’t care. Sample Programmable Divider Divisor Calculations 1. For a 50 kHz FM step size (DVS = 1, SNS ...

  • Page 16

    IF Counter Structure The LC72136N IF counter is a 20-bit binary counter. The result of the count can be read out serially, MSB first, from the DO pin. Measurement time GT1 GT0 Measurement period (GT) (ms ...

  • Page 17

    IF Counter Operation Before starting the IF count, the IF counter must be reset in advance by setting CTE in the serial data to 0. The IF count is started by changing the CTE bit in the serial data from ...

  • Page 18

    For example, if fref is 1 kHz (and thus the period is 1 ms), after changing the divisor N, the system must wait at least 2 ms before checking for the unlocked state. LC72136N, 72136NM Figure 1 Unlock Detection Timing ...

  • Page 19

    Unlock Detection Software 3. When Outputting Unlock Data Using Serial Data Output: Once the LC72136N detects an unlocked state, it does not reset the unlock data (UL) until the next data output (or data input) operation is performed. At ...

  • Page 20

    When directly outputting data from the DO pin (set up by the DO pin control data) Since the DO pin outputs the unlocked state (locked: high, unlocked: low) the timing considerations in the technique described in the previous section are ...

  • Page 21

    Schemes in which a dead zone is present (OFF/OFF) have good loop stability, but have the problem that acquiring a high C/N ratio can be difficult. On the other hand, although it is easy to acquire a high C/N ratio ...

  • Page 22

    DO Pin Usage Techniques In addition to data output mode times, the DO pin can also be used to check for IF counter count completion and for unlock detection output. Also, an input pin state can be output unchanged ...

  • Page 23

    Sample Application System (Using the DIP22S package) No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly ...