an32502a Panasonic Corporation of North America, an32502a Datasheet
an32502a
Related parts for an32502a
an32502a Summary of contents
Page 1
... Power Management IC for Intel PXA250 Application Processor Overview This power management IC developed for Intel PXA250 application processor. Features • AN32502A has 2-ch DC-DC converter, 3-ch linear regulator and an interface circuit for power management. Applications • PDA, Smart phone Package • HQFN 64 pin plastic package (HQFN-64) Type • ...
Page 2
... AN32502A Application circuit example FBR1 FB1 IN1 SS1 FBC1 FBD1 PR5 PB0 PB1 PB2 PB3 PB4 VREFDET1 VB1 FBB REGOUT Note) *: The resistance value is constant setting of E6 series Publication data: November 2002 SHIFT SHIFT LEVEL LEVEL SDF00034AEB 10k FB4 IN4 SS4 ...
Page 3
... AN32502A Absolute Maximum Ratings A Parameter No. Storage 1 temperature Operating ambient 2 temperature Operating ambient atmospheric pressure 3 Operating 4 constant gravity Operating shock 5 6 Supply voltage Supply current 7 Power dissipation 8 Operating supply voltage range Note) *1: Except for the storage temperature, operating ambient temperature, supply current and power dissipation, all ratings are for T ...
Page 4
... AN32502A Electrical Characteristics at VB1 to VB5 = 3 25°C±2°C unless otherwise specified. Note Parameter No. Ch.1 DC-DC converter 1 Vch1d1 Output voltage 1 DC-DC converter Vch1d2 2 Output voltage 2 DC-DC converter Vch1dd1 output voltage 3 DC-DC converter Vch1bb 4 Supply voltage characteristics Ch.2 LDO 5 output voltage LDO 6 output voltage Supply voltage Vch2bb ...
Page 5
... AN32502A Electrical Characteristics at VB1 to VB5 = 3.6 V (continued) = 25°C±2°C unless otherwise specified. Note Parameter No. Ch.2 backup circuit Backup 8 output voltage Charge voltage 9 Backup battery 10 Vch2bkd detection voltage Ch.3 LDO 11 output voltage LDO 12 output voltage Supply voltage 13 characteristics Ch.4 DC-DC converter 14 output voltage DC-DC converter 15 Vch4d ...
Page 6
... AN32502A Electrical Characteristics at VB1 to VB5 = 3.6 V (continued) = 25°C±2°C unless otherwise specified. Note Parameter No. MOS switch V41 17 Output voltage V42 18 Output voltage General purpose output Output high level voltage 19 20 Output low level voltage Ch.5 LDO 21 Output voltage LDO 22 Output voltage ...
Page 7
... AN32502A Electrical Characteristics at VB1 to VB5 = 3.6 V (continued) = 25°C±2°C unless otherwise specified. Note Parameter No. Input/ output BAT_FLT 24 detection voltage BAT_FLT return 25 hysteresis BAT_FLT low level 26 output voltage BAT_FLT high level 27 output voltage Reset 28 detection voltage Reset return 29 hysteresis nRESET low level ...
Page 8
... AN32502A Electrical Characteristics at VB1 to VB5 = 3.6 V (continued) = 25°C±2°C unless otherwise specified. Note Parameter No. Serial interface DATA input 38 high level DATA input 39 low level LT input 40 high level LT input 41 low level LT frequency 42 ACK drive capability 43 44 Operating current 1 45 Operating current 2 ...
Page 9
... AN32502A Electrical Characteristics at VB1 to VB5 = 3.6 V (continued) = 25°C±2°C unless otherwise specified. Note Parameter No. Ch.1 DC-DC converter 51 Transient response characteristics DC-DC converter 52 output ripple voltage DC-DC converter 53 startup time Oscillator frequency 54 Ch.2 LDO 55 Ripple rejection 1 LDO 56 Ripple rejection 2 LDO 57 Transient response characteristics LDO 58 start up time Note) *: The above values are reference values on design, but not guaranteed values ...
Page 10
... AN32502A Electrical Characteristics at VB1 to VB5 = 3.6 V (continued) = 25°C±2°C unless otherwise specified. Note Parameter No. Ch.3 LDO 59 ripple rejection 1 LDO Vch3rr2 60 ripple rejection 2 LDO transient response Vch3ex 61 characteristics LDO 62 start up time Ch.4 DC-DC converter Vch4ex 63 transient response characteristics DC-DC converter 64 output ripple voltage DC-DC converter 65 start up time ...
Page 11
... AN32502A Electrical Characteristics at VB1 to VB5 = 3.6 V (continued) = 25°C±2°C unless otherwise specified. Note Parameter No. Ch.5 LDO 67 Vch5rr1 ripple rejection 1 LDO Vch5rr2 68 ripple rejection 2 LDO transient response 69 characteristics LDO 70 start up time Note) *: The above values are reference values on design , but not guaranteed values. ...
Page 12
... AN32502A Pin Descriptions Pin name Pin No. 1 nRESET 2 BAT_FLT 3 LGND SGND 7 SCP 8 VO1 9 VIN 10 VO2 11 PR2 12 PR3 13 SS4 14 IN4 15 FB4 16 PGND4 17 LC4 18 HC4 19 VB5 20 FBR3 21 PGND3 22 LC3 23 VB4 24 PGC2 25 FBR2 26 PGND2 27 LC2 28 VB3 29 PGND1 30 LO1 31 HC1 32 VB2 Publication data: November 2002 ...
Page 13
... AN32502A Pin Descriptions (continued) Pin No. Pin name FBR1 33 34 FB1 35 IN1 36 SS1 37 FBC1 38 FBD1 39 PR5 40 PB0 41 PB1 42 PB2 43 PB3 44 PB4 45 VREFDET1 46 VB1 47 FBB 48 REGOUT 49 BACKUP 50 VBO 51 VBI VREFDET2 54 PWR_EN DATA VDD1 61 TRIG 62 nRESETOUT WAKEUP Publication data: November 2002 ...
Page 14
... AN32502A Technical Data • Circuit diagrams of the input/ output part and pin function descriptions Note) *: The characteristics listed below are reference values based on the IC design and are not guaranteed. Pin name TRIG It connect power supply voltage (VB). (Pin 61) nRESETOUT External reset signal input: ...
Page 15
... AN32502A Technical Data (continued) • Circuit diagrams of the input/output part and pin function descriptions Note) The characteristics listed below are reference values based on the IC design and are not guaranteed. Pin Name DATA data input (Pin 58) CMOS input clock input ...
Page 16
... AN32502A Technical Data (continued) • Circuit diagrams of the input/output part and pin function descriptions Note) The characteristics listed below are reference values based on the IC design and are not guaranteed. Pin Name Output of judgment on below-threshold voltage BAT_FLT for VB1 (Pin 45). (Pin 2) Threshold level: 3.4 V Low active Pulled down by 1 MΩ ...
Page 17
... AN32502A Technical Data (continued command address This IC’s address is ‘11100110’ sub address ‘_’ mark shows initial setting. Sub D7 D6 00H CORE 0 = Low 0 = Low 1 = High 1 = High DAC DVM 01H DVM change MODE 0 = Non 0 = Off ...
Page 18
... AN32502A Technical Data (continued) 2. Serial data transmission Note) *: When a line of data is transmitted, start/ stop condition is required each time. When sub address is same, repetition of ACK and DATA allows for upgrade of settings in serial order. Example: When all data of four lines are transmitted Data of the first line ...
Page 19
... AN32502A Technical Data (continued serial data timing • Start condition and stop condition DATA tBUF LT Stop condition Start condition • Data recognition condition Data line Stable state: data effective Data (Pin 51) LT (Pin 52) tSU: DAT • Recommended operating condition Parameter Time the bus must be free before a new transmission can start ...
Page 20
... AN32502A Technical Data (continued) 4. Backup circuit operation Backup battery VBO 50 VBI Coin battery detection circuit monitors pin 49 voltage. When it becomes equal to or less than 2 make switch 1 and boost DC-DC converter off. (To prevent over-discharge of the backup battery.) 2) Output voltage of regulator can set freely between 2.7 V and 3.3 V when set VB: 3.6 V feedback voltage of pin 47 ...
Page 21
... AN32502A Technical Data (continued) 5. Backup circuit charging flow START N BAT VB > 3 RGC2: Low setting Charging circuit operate VB < 3 RGC2: High Stop charging circuit Publication data: November 2002 DC-DC converter operate MOSSW (between pin 50 and pin 51): On Coin battery < ...
Page 22
... AN32502A Technical Data (continued) 6-1. Sequence chart (1) • Power on sequence VB S2 Ch.2 VDD PWR_EN Ch.1 BAT_FLT nRESET Power on reset operation depend on about 2 V. Ch.2 start up from this timing after 1 ms operation. • Power off sequence VB Ch.1 to Ch.5 BAT_FLT nRESET Note) *: Power supply for input/output part is supplied from VDD, fall down same time as VDD. ...
Page 23
... AN32502A Technical Data (continued) 6-2. Sequence chart (2) • All channel operating sequence 3.525 V About 2 2 5.8 V (Internal reset initialize) 2 BAT_FLT nRESET S2 : Low (On) fixed Ch.2 LDO output Coin battery Operate by charging circuit command I 2 Coin battery 3.0 V voltage (Backup DC-DC) Ch.2 output (VDD1) Pulled up to VDD S1 (PWE_EN) Ch ...
Page 24
... AN32502A Technical Data (continued) 6-3. Sequence chart (3) • Low battery detection sequence 3.4 V VBAT 3.1 V CLK BAT_FLT nRESET Ch.1 Ch.2 Ch.3 Ch.4 Ch.5 Coin battery voltage Backup boost output Coin battery charging circuit • BAT_FLT output changes low to high when battery voltage becomes over 3.525 V. • When RESET button is pressed, make RESET of PMIC pin output only low. Each power supply should be kept same. ...
Page 25
... AN32502A Technical Data (continued) 6-4. Sequence chart (4) • Ch. 1 Sequence in case of switching ch.1 output voltage (Non real time mode) DVM bit setting for serial data allows for judgment on which switching mode to be taken, CORE_I voltage or normal on/off. 0 DVM bit ( 1000000 DAC data ...
Page 26
... AN32502A Technical Data (continued) 6-5. Sequence chart (5) • PMIC start up START Hard pin setting take priority over initial setting N Pin 62 = High ? Initial setting take priority over Y hard pin setting VB > 3 Ch.2 start up Wait for control signal from CPU. * Note) *: Ch.2 only turns on with initial setting, when I Ch ...
Page 27
... AN32502A Technical Data (continued) 6-6. Sequence chart (6) • nRESETOUT input nRESET: Low nRESET: Low output (for 50msec) nRESET: To return high 6-7. Sequence chart (7) • GPO operation Output setting change low to high DATA LT GPO Delay in output setting of change low to high is same. Publication data: November 2002 When VB becomes eqaul to or more than 3 ...
Page 28
... Voltage setting ( each REG is set as listed below. REF Ch.1 Ch.2, Ch.3, Ch.5 Ch.4 When changing output voltage, find a resistance ratio ensuring that feedback voltages become these values. Example: Ch.3 AN32502A Ch.3OUT = V Note) *: This V (reference value) is value in case of design. REF Publication data: November 2002 V REF (reference value) 1. ...
Page 29
... AN32502A Technical Data (continued) 2. Voltage setting ( Ch.1 voltage setting from Ch.1 voltage setting is possible with 7-bit DAC. Sub Address Ch.1 output voltage 00H 6CH 80H A8H Refer to sheet No.17 for serial setting list. Refer to sheet No.25 for ch.1 voltage change procedure. These values are based on the premise that feedback resistance values of ch.1 are identical with the ones described on the block diagram ...
Page 30
... AN32502A Package schematics (Unit: mm) • HQFN064-P-0808 0.60 ± 0.10 (1.10) Publication data: November 2002 8.20 ± 0.10 4-C0.50 (8.00 0.10 Seating plane (7.00) (0.65) ( 2.00) (Depth 0.07 (4.00) (3.35) 49 Area of no resin flash 48 33 0.40 0.16 ± 0.06 SDF00034AEB 0. ...
Page 31
... AN32502A Application Notes 1. Overview This power management IC developed for Intel PXA250/ 210 and features as follows: • A single chip IC onto which to integrate ch.2 DC-DC converter, ch.3 LDO and an interface circuit for PXA250/210 • Charging circuit for backup battery, boost DC-DC converter and back-up MOS switch are built in. ...
Page 32
... AN32502A Application Notes (continued System block diagram The block diagram for this IC is shown on figure 3 − 1. • Output-stage MOSFETs for ch.1 to ch.5 are fit externally for its nature general purpose. • Output current for each channel is a typical value for an evaluation board. Therefore, select an external MOSFET to meet the conditions needed in the application. ...
Page 33
... Output voltage setting (continued) • V REF Ch.1 Ch.2, Ch.3, Ch.5 Ch.4 AN32502A 5. On/off control • Ch.1 is controlled by the hard pin (Pin 54) only. • Ch.2, ch.3 and ch.4 are controlled by both the hard pin and I PS pin (Pin 63) setting allows for which to prioritize. 2 High take priority over hard pin. ...
Page 34
... AN32502A Application Notes (continued Explanation of operation • Ch.1 PWM comparator OSC CTL 7bit DAC VREFH 1.95 V SSWC R101 335k R102 640k 36 Ch step-down DC-DC converter. Figure 6 − 1 shows an internal block configuration. 1) Output setting Built-in a 7-bit DA converter, it allows you to set a reference voltage by the step of about 8.36 mV. ...
Page 35
... AN32502A Application Notes (continued Explanation of operation (continued) • Ch.1 (continued) 3) Output voltage Output voltage from HO1 and LO1 is applied with a dead time of 80 nsec so that simultaneous on of Q11 and 12 may not cause a through-current to flow. Refer to figure 2 for timing. HO1 output On LO1 output ...
Page 36
... AN32502A Application Notes (continued Explanation of operation (continued) • Ch.1 (continued) 8) DAC linearity (Ch.1) 12.0 11.5 11.0 10.5 10.0 9.5 9.0 8.5 8.0 0 20d Measure conditions: Output voltage: at 1.3 V setting DAC data 9) Soft start timing chart Supply voltage (VB) 1.3 V min. 0.6 V min. MOS gate voltage Oscillation frequency of internal oscillation circuit is determined by the capacitor between pin 4 and GND and the resistor between pin 5 and GND. Oscillation frequency is 500 kHz at capacitor 33 pF and resistor 33 kΩ ...
Page 37
... AN32502A Application Notes (continued Explanation of operation (continued) • Ch.2 1M Gate control Ch linear regulator. Figure 6 − 5 shows the ch.2 internal block configuration. It runs a feedback control comparing the internal V equation. R21+R22 × V Vout = REF R22 Internal V is set to 1.0 V. REF Ch.2 is intended to be used in the memory circuit and is automatically switched to the backup power supply circuit when supply voltage is lowered ...
Page 38
... AN32502A Application Notes (continued Explanation of operation (continued) • Ch.2 (continued) 3) Power supply and GND Power supply of this regulator is pin 28 (VB3) and GND is pin 26 (PGND2). V block is constituted by VB1 and SGND. REF • Ch.3 V REF (1 linear regulator circuit that is configured identically with ch.2 except for a backup switching circuit. ...
Page 39
... AN32502A Application Notes (continued Explanation of operation (continued) • Ch.4 OSC CTL V REF 1.07V VREFH 1.95V SSWC R401 4K R402 166K Ch step-down DC-DC converter of synchronous rectifying type. Figure 6 − 7 shows internal block configuration of ch.4. Output voltage is determined by the following equation. R41 + R42 Vout = R42 V is 1.07 V initially. ...
Page 40
... AN32502A Application Notes (continued Explanation of operation (continued) • Ch.4 (continued) 2) Output voltage Output voltage from HC4 and LC4 is applied with a dead time of 80 nsec so that simultaneous on of Q41 and 42 may not cause a through-current to flow. Refer to figure 6 − 8 for timing. Off HC4 output ...
Page 41
... AN32502A Application Notes (continued Explanation of operation (continued) • Ch.5 Ch linear regulator circuit that is configured identically with ch.2 except for a backup switching circuit. Figure 6 − 9 shows an internal block configuration of ch.5. Output voltage is determined by the following equation. R51 + R52 Vout = R52 Internal V is 1.0 V. REF External capacitor C53 of pin 39 is intended to control rush current on power supply. ...
Page 42
... AN32502A Application Notes (continued) . Backup 7 charging current V REF CTL Figure 7 − 1 shows the configuration of a backup battery charging circuit. The circuit configuration is identical with the general linear regulator and continues to supply charging current until a backup battery voltage reaches the voltage value shown by the following equation that is a balancing condition of regulator circuit. ...
Page 43
... AN32502A Application Notes (continued) 8. Backup boost converter V REF Off - + 25 FBR2 Ch.2 feedback pin A backup boost circuit is boost circuit of burst mode operation. Figure 8 − 1 shows internal block configuration. When the main battery voltage becomes equal to or less than 3.1 V, this circuit starts operating. ...
Page 44
... AN32502A Application Notes (continued) 8. Backup boost converter (continued) • Backup boost converter output waveform Change timing 3.2V Ch.2 output Pin 24 voltage nRESET output Pin 52 voltage Pin 52 output voltage waveform Pin 52 output current waveform Publication data: November 2002 Figure 8 − 2 Switching at 100 kHz in the burst area. ...
Page 45
... AN32502A Application Notes (continued) 9. General purpose (GPO0 to GP05) Change VB1 to VDD1 Level Internal shift logic This IC is equipped with 5-system general purpose output pins. Figure 9 − 1 shows circuit configuration. The output is CMOS mode. Initial setting at startup is low for every outputs and high/ low settings are carried out characteristics of output MOSFET become It is able to applied for on/off switch of external circuits or for driving LED ...