ax88190 ASIX Electronics Corporation, ax88190 Datasheet
ax88190
Available stocks
Related parts for ax88190
ax88190 Summary of contents
Page 1
... CIS) Product description The AX88190 Fast Ethernet Controller is a high performance PCMCIA bus Ethernet Controller. The AX88190 contains a 16 bit PCMCIA interfaces to host CPU and compliant with PC Card Standard – February 1995. The AX88190 implements both 10Mbps and 100Mbps Ethernet function based on IEEE802.3 / IEEE802.3u LAN standard ...
Page 2
... AX88190 1.0 INTRODUCTION ...............................................................................................................................................5 1 .....................................................................................................................................5 ENERAL ESCRIPTION 1.2 AX88190 B D LOCK IAGRAM 1.3 AX88190 ONNECTION 2.0 SIGNAL DESCRIPTION....................................................................................................................................7 2.1 PCMCIA NTERFACE 2.2 EEPROM S G .................................................................................................................................8 IGNALS ROUP 2.3 MII INTERFACE SIGNALS GROUP 2.4 M ODEM INTERFACE PINS GROUP 2.5 SRAM I NTERFACE PINS GROUP 2.6 M ISCELLANEOUS PINS GROUP 2.7 P OWER ON CONFIGURATION SETUP SIGNALS CROSS REFERENCE TABLE 3 ...
Page 3
... SING SCILLATOR A.3 D (5V 3.3V) UAL POWER AND A.4 S (3.3V) INGLE POWER APPLICATION A.5 D (5V 3.3V) UAL POWER AND APPENDIX B: APPLICATION NOTE 2..............................................................................................................37 B DVANCE PPLICATION FOR ERRATA OF AX88190 V1 .....................................................................................................................................38 PCMCIA Fast Ethernet MAC Controller ........................................................................................................................26 .......................................................................................................35 APPLICATION .................................................................................................................35 3.3V PHY .............................................................................36 APPLICATION WITH U C ...................................................................................................37 SING RYSTAL 3 ASIX ELECTRONICS CORPORATION ...
Page 4
... AX88190 AX88190 LOCK IAGRAM AX88190 ONNECTION PCMCIA AB BUS INTERFACE SIGNALS GROUP EEPROM AB BUS INTERFACE SIGNALS GROUP MII AB INTERFACE SIGNALS GROUP ODEM INTERFACE SIGNALS GROUP SRAM I AB NTERFACE PINS GROUP ...
Page 5
... The AX88190 Fast Ethernet Controller is a high performance PCMCIA bus Ethernet Controller. The AX88190 contains a 16 bit PCMCIA interfaces to host CPU and compliant with PC Card Standard – February 1995. The AX88190 implements both 10Mbps and 100Mbps Ethernet function based on IEEE802 ...
Page 6
... AX88190 1.3 AX88190 Pin Connection Diagram The AX88190 is housed in the 128-pin plastic light quad flat pack shows the AX88190 pin assignment. Diagram TXD[1] 97 TXD[ TXD[3] 100 LVDD 101 CLKO25M 102 VSS LCLK/XTALIN 103 104 XTALOUT VSS 105 EECS 106 EECK 107 ...
Page 7
... Attribute Memory and to the I/O space. 15 I/O Read : The host asserts IORD# to read data from AX88190 I/O space. 14 I/O Write : The host asserts IOWR# to write data into AX88190 I/O space. 16 Output Enable : The OE# line is used to gate Memory Read data from memory on PC Card ...
Page 8
... AX88190 2.2 EEPROM Signals Group SIGNAL TYPE EECS O EECK O EEDI O EEDO I/PU Tab - 2 EEPROM bus interface signals group 2.3 MII interface signals group SIGNAL TYPE RXD[3:0] I CRS I RX_DV I RX_ER I RX_CLK I COL I TX_EN O TXD[3:0] O TX_CLK I MDC O MDIO I/O/PU Tab - 3 MII interface signals group PCMCIA Fast Ethernet MAC Controller PIN NO ...
Page 9
... AX88190 2.4 Modem interface pins group Signal Name Type MRDY I/PU MRESET# O MDCS# O MPWDN O MINT I/PD MRIN# I/PU MAUDIO I/PD Tab - 4 Modem interface signals group 2.5 SRAM Interface pins group SIGNAL TYPE MEMA[15:1] O 43, 45 – 48, MEMD[15:0] I/O/PU MEMRD# O MEMWR# O Tab - 5 SRAM Interface pins group PCMCIA Fast Ethernet MAC Controller Pin No ...
Page 10
... Phy Power Down : This pin connects to PHY chip power down mode control input. 127 Reset Reset is active high then place AX88190 into reset mode immediately. During Falling edge the AX88190 loads the EEPROM data. 44, 54, Power Supply : +3.3V DC. 100, 110, 126, 128 Power Supply : +5V DC ...
Page 11
... AX88190 3.0 Memory and I/O Mapping There are four memory or I/O mapping used in AX88190. 1. EEPROM Memory Mapping 2. Attribute Memory Mapping 3. I/O Mapping 4. Local Memory Mapping 3.1 EEPROM Memory Mapping EEPROM OFFSET 00H 01H 02H 03H 04H 05H 06H – 10H 10H – FFH Tab - 8 EEPROM Memory Mapping 3 ...
Page 12
... AX88190 3.3 I/O Mapping SYSTEM I/O OFFSET 0000H 001FH Tab - 10 I/O Address Mapping 3.4 SRAM Memory Mapping OFFSET 0000H 03BFH 03C0H 03C2H 03C4H 03C6H 03CAH 03CCH 03CEH 03DFH 03E0H 03E2H 03E4H 03E6H 03EAH 03ECH 03EEH 03FFH 0400H 0401H 0402H 0403H 0404H 0405H 0406H 07FFH 0800H FFFFH ...
Page 13
... AX88190 4.0 Registers Operation There are four register sets in AX88190 : 1. The PCMCIA function configuration registers of LAN. 2. The PCMCIA function configuration registers of MODEM. 3. The MAC core register. 4. The special registers. 4.1 PCMCIA Function Configuration Register Set of LAN REGISTER LCOR CONFIGURATION OPTION REGISTER LCSR CONFIGURATION AND STATUS REGISTER ...
Page 14
... Configuration Option Register of LAN (LCOR) Offset 3C0H (Read/Write) FIELD R/W/C 7 R/W Software Reset Assert this bit will reset the LAN function of AX88190. Return this bit will leave the LAN function of AX88190 in a post-reset state as same as that following a hardware reset. The value of this bit power-on. 6 R/W Level IRQ This bit should be set to 1, the AX88190 always generates Level Mode Interrupt ...
Page 15
... AX88190 4.1.2 Configuration and Status Register of LAN (LCSR) Offset 3C2H (Read/Write) FIELD R/W/C 7:3 - Reserved 2 R/W PPwrDwn : PHY power down setting While this bit set to 1, PPWDN pin (pin 114) will be active to force PHY chip into power down mode. As for PPWDN is active high or active low. Please refer section 2.7 Power on configuration setup signal cross reference table ...
Page 16
... Configuration Option Register of MODEM (MCOR) Offset 3E0H (Read/Write) FIELD R/W/C 7 R/W Software Reset Assert this bit will reset the MODEM function of AX88190. Return this bit will leave the MODEM function of AX88190 in a post-reset state as same as that following a hardware reset. The value of this bit power-on. 6 R/W Level IRQ This bit should be set to 1, the AX88190 always generates Level Mode Interrupt ...
Page 17
... AX88190 4.2.2 Configuration and Status Register of MODEM (MCSR) Offset 3E2H (Read/Write) FIELD R/W/C 7:3 - Reserved 2 R/W MPwrDwn : Modem power down setting While this bit set to 1, MPWDN pin (pin 116) will be active to force modem chip into power down mode. As for MPWDN is active high or active low. Please refer section 2.7 Power on configuration setup signal cross reference table ...
Page 18
... AX88190 4.3 Registers Operation All registers of MAC Core are 8-bit wide and mapped into pages which are selected the Command Register. PAGE 0 (PS1=0,PS0=0) OFFSET 00H Command Register ( CR ) 01H Page Start Register ( PSTART ) 02H Page Stop Register ( PSTOP ) 03H Boundary Pointer ...
Page 19
... AX88190 PAGE 1 (PS1=0,PS0=1) OFFSET 00H Command Register ( CR ) 01H Physical Address Register 0 ( PARA0 ) 02H Physical Address Register 1 ( PARA1 ) 03H Physical Address Register 2 ( PARA2 ) 04H Physical Address Register 3 ( PARA3 ) 05H Physical Address Register 4 ( PARA4 ) 06H Physical Address Register 5 ( PARA5 ) 07H Current Page Register ...
Page 20
... Interrupt Status Register (ISR) Offset 07H (Read/Write) FIELD NAME 7 RST Reset Status : Set when AX88190 enters reset state and cleared when a start command is issued to the CR. Writing to this bit is no effect. 6 RDC Remote DMA Complete Set when remote DMA operation has been completed ...
Page 21
... AX88190 4.3.3 Interrupt mask register (IMR) Offset 0FH (Write) FIELD NAME 7 - Reserved 6 RDCE DMA Complete Interrupt Enable. Default “low” disabled. 5 CNTE Counter Overflow Interrupt Enable. Default “low” disabled. 4 OVWE Overwrite Interrupt Enable. Default “low” disabled. 3 TXEE Transmit Error Interrupt Enable. Default “low” disabled. ...
Page 22
... FIELD NAME 7 OWC Out of window collision 6:4 - Reserved 3 ABT Transmit Aborted Indicates the AX88190 aborted transmission because of excessive collision. 2 COL Transmit Collided Indicates that the transmission collided at least once with another station on the network Reserved 0 PTX Packet Transmitted Indicates transmission without error. ...
Page 23
... AX88190 4.3.10 Inter-frame gap Segment 1(IFGS1) Offset 12H (Read/Write) FIELD NAME 7 - Reserved 6:0 IFG Inter-frame Gap Segment 1. Default value 0cH. 4.3.11 Inter-frame gap Segment 2(IFGS2) Offset 13H (Read/Write) FIELD NAME 7 - Reserved 6:0 IFG Inter-frame Gap Segment 2. Default value 11H. 4.3.12 MII/EEPROM Management Register (MEMR) Offset 14H (Read/Write) ...
Page 24
... AX88190 5.0 PCMCIA Device Access Functions The AX88190 , as a PCMCIA I/O device , needs support both Attribute Memory access function and I/O access function. The Access methods are described as the following sections. 5.1 Attribute Memory access function functions. Attribute Memory Read function Function Mode REG# Standby Mode ...
Page 25
... AX88190 6.0 Electrical Specification and Timings 6.1 Absolute Maximum Ratings Description Operating Temperature Storage Temperature Supply Voltage Supply Voltage Input Voltage Output Voltage Lead Temperature (soldering 10 seconds maximum) Note : Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device. ...
Page 26
... AX88190 6.4 A.C. Timing Characteristics 6.4.1 XTAL / CLOCK LCLK/XTALIN Tr CLK25M Tod Symbol Description Tcyc CYCLE TIME Thigh CLK HIGH TIME Tlow CLK LOW TIME Tr/Tf CLK SLEW RATE Tod LCLK/XTALIN TO CLK25M OUT DELAY 6.4.2 Reset Timing LCLK RESET Symbol Description Trst Reset pulse width PCMCIA Fast Ethernet MAC Controller ...
Page 27
... AX88190 6.4.3 Attribute Memory Read Timing A[9:0], REG# CE# Tsu(A) OE# Tv(WT-OE) WAIT# Ten(OE) D[15:0] Symbol Description TcR READ CYCLE TIME Ta(A) ADDRESS ACCESS TIME Ta(CE) CARD ENABLE ACCESS TIME Ta(OE) OUTPUT ENABLE ACCESS TIME Tdis(OE) OUTPUT DISABLE TIME FROM OE# Ten(OE) OUTPUT ENABLE TIME FROM OE# Tv(A) DATA VALID FROM ADDRESS CHANGE ...
Page 28
... AX88190 6.4.4 Attribute Memory Write Timing A[9:0], REG# CE# OE# Tsu(A) WE# WAIT# Tsu(OE-WE) D[15:0](Din) D[15:0](Dout) Symbol Description TcW WRITE CYCLE TIME Tw(WE) WRITE PULSE WIDTH Tsu(A) ADDRESS SETUP TIME Tsu(A-WEH) ADDRESS SETUP TIME FOR WE# Tsu(CE-WEH) CARD ENABLE SETUP TIME FOR WE# Tsu(D-WEH) DATA SETUP TIME FOR WE# ...
Page 29
... AX88190 6.4.5 I/O Read Timing A[9:0] REG# CE# IORD# TsuA INPACK# IOIS16# TdfIOIS16 WAIT# D[15:0] Symbol Description Td DATA DELAY AFTER IORD# Th DATA HOLD FOLLOWING IORD# Tw IORD# WIDTH TIME TsuA ADDRESS SETUP BEFORE IORD# ThA ADDRESS HOLD BEFORE IORD# TsuCE CE# SETUP BEFORE IORD# ThCE CE# HOLD BEFORE IORD# ...
Page 30
... AX88190 6.4.6 I/O Write Timing A[9:0] REG# CE# IOWR# TsuA IOIS16# TdfIOIS16 WAIT# D[15:0] Symbol Description Tsu DATA SETUP BEFORE IOWR# Th DATA HOLD FOLLOWING IOWR# Tw IOWR# WIDTH TIME TsuA ADDRESS SETUP BEFORE IOWR# ThA ADDRESS HOLD BEFORE IOWR# TsuCE CE# SETUP BEFORE IOWR# ThCE CE# HOLD BEFORE IOWR# ...
Page 31
... AX88190 6.4.7 MII Timing TXCLK TXD<3:0> TXEN RXCLK RXD<3:0> RXDV RXER Symbol Description Ttclk Cycle time(100Mbps) Ttclk Cycle time(10Mbps) Ttch high time(100Mbps) Ttch high time(10Mbps) Trch low time(100Mbps) Trch low time(10Mbps) Ttv Clock to data valid Tth Data output hold time Trclk Cycle time(100Mbps) ...
Page 32
... AX88190 6.4.8 Asynchronous Memory I/F Access Timing MEMORY WRITE MEMA[15:1] /MEMWR /MEMRD Write Data SD[15:0](Dout) Symbol Description Tsu(A) ADDRESS SETUP TIME Th(A) ADDRESS HOLD TIME Tw(WR) WRITE PULSE WIDTH Tw(RDdis) READ DISABLE PULSE WIDTH Td(WtoR) WRITE TO READ DEALY Tsu(D) DATA SETUP TIME Th(D) DATA HOLD TIME ...
Page 33
... AX88190 7.0 Package Information pin 1 b SYMBOL PCMCIA Fast Ethernet MAC Controller MILIMETER MIN. 1.3 0.155 13.90 13.90 15.60 15.60 0. ASIX ELECTRONICS CORPORATION NOM MAX 0.1 1.4 1.5 1.7 0.16 0.26 14.00 14.10 14.00 14.10 0.40 16.00 16.40 16.00 16.40 0.50 0.70 1.00 10 ...
Page 34
... XTALIN 25MHz Crystal 8pf 2Mohm Note : The capacitors (8pf) may be various depend on the specification of crystal. While designing, please refer to the suggest circuit provided by crystal supplier. A.2 Using Oscillator AX88190 XTALIN 3.3V Power OSC 25MHz PCMCIA Fast Ethernet MAC Controller To PHY CLKO25M XTALOUT 8pf ...
Page 35
... HVdd +3.3V LVdd A.4 Single power (3.3V) application +3.3V +3.3V HVdd +3.3V LVdd PCMCIA Fast Ethernet MAC Controller RJ11 RJ45 DAA MAGNETIC MODEM PHY/TxRx AX88190 +5V PCMCIA I/F RJ11 RJ45 DAA MAGNETIC MODEM PHY/TxRx AX88190 +3.3V PCMCIA I/F 35 +5V +3.3V (option for core logic) +5V EEPROM +5V SRAM +3.3V +3.3V EEPROM +3.3V SRAM ASIX ELECTRONICS CORPORATION ...
Page 36
... AX88190 A.5 Dual power (5V and 3.3V) application with 3.3V PHY The 510 and 1K Ohm resisters are just for voltage adjustment RXD[3:0] RX_DV RX_ER RX_CLK TX_EN TXD[3:0] TX_CLK AX88190 PCMCIA Fast Ethernet MAC Controller CRS COL MDC MDIO 510 ohm 36 RXD[3:0] CRS RX_DV RX_ER RX_CLK ...
Page 37
... AX88190 Appendix B: Application Note 2 B.1 Advance Application for Using Crystal Condition: In short cable, AX88190 +AH 101 Phyceiver can’t link to BCM 5308 Switch. Conclusion: 1. After measuring and verifying, we found it’s relevant to clock source ascertain the problem is caused by matching issues between crystal and capacitor. ...
Page 38
... Solution : Using software to do clean and check iteration until clean up IOBASE=300 ; Clear Tx/Rx interrupt. ClrISR : ClrISRDone: 3. CE1# Bus decoder problem Solution : Dis-connect AX88190 CE1# (pin 18) from PCMCIA connector CE1# (pin 7). And connect AX88190 CE1# (pin 18) to logic “0” always enable this signal. PCMCIA Fast Ethernet MAC Controller ...
Page 39
... C26 C27 |LINK |190LU1A1.SCH 0 .1u 0 .1u 0 .1u 0 .1u 0 .1u 0 .1u ASIX TRONICS CORPORATION C18 C19 Title BUS & AX88190 & MEMORY 0 .1u 0 .1u Size Document Number B 190LU1A Date: Tuesday, December 15, 1998 Sheet MA11 MD15 MD14 ...
Page 40
... AX88190 PCMCIA Fast Ethernet MAC Controller U10 VDDA VCCBG GND 2 ISET_100 3 GND 24.9K GNDBG LLED 4 LED_LINK/PHAD0 5 ALED LED_ACT/PHAD1 6 VDD VCCIOA 7 GND GNDIOA 8 TDP TD TD- 10 GND GNDT 11 VDDA VCCT 12 CLKREF GND 13 GNDBT C30 14 VDDA VCCBT GND 15 TEST0 1000p GND 16 TEST1 ...
Page 41
... AX88190 PCMCIA Fast Ethernet MAC Controller CON12 D1 D2 C54 CHASSIS D3 0. RJ45N LED SPLED LED LILED LED ACLED LED FDLED ASIX ELECTRONICS CORPORATION Title RJ45 & LED Size Document Number A 190LED.SCH ...