LTC1275 LINER [Linear Technology], LTC1275 Datasheet - Page 19

no-image

LTC1275

Manufacturer Part Number
LTC1275
Description
12-Bit, 300ksps Sampling A/D Converters with Reference
Manufacturer
LINER [Linear Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LTC1275ACSW
Manufacturer:
LT
Quantity:
20 000
Part Number:
LTC1275BCN#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC1275BCSW
Manufacturer:
LT/凌特
Quantity:
20 000
Part Number:
LTC1275BCSW#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
A
MC68000 Microprocessor
Figure 18 shows a typical interface for the MC68000. The
LTC1273 is operating in the Slow Memory Mode. Assum-
ing the LTC1273 is located at address C000, then the
following single 16-bit MOVE instruction both starts a
conversion and reads the conversion result:
At the beginning of the instruction cycle when the ADC
address is selected, BUSY and CS assert DTACK so that
the MC68000 is forced into a WAIT state. At the end of
conversion, BUSY returns high and the conversion result
is placed in the D0 register of the microprocessor.
TMS320C25
Figure 17 shows an interface between the LTC1273 and
the TMS320C25.
The W/R signal of the DSP initiates a conversion and
conversion results are read from the LTC1273 using the
following instruction:
where D is Data Memory Address and PA is the PORT
ADDRESS.
PPLICATI
ADDITIONAL PINS OMITTED FOR CLARITY
TMS320C25
IN
Move.W $C000,D0
READY
R/W
D16
A16
A1
D0
IS
Figure 17. TMS320C25 Interface
D, PA
O
U
S
ADDRESS BUS
EN
DATA BUS
I FOR ATIO
U
ADDRESS
DECODE
W
CS
BUSY
RD
D11
D0/8
LTC1273/75/76
LTC1273/75/76 • F17
U
HBEN
8085A/Z80 Microprocessor
Figure 19 shows an LTC1273 interface for the Z80/8085A.
The LTC1273 is operating in the Slow Memory Mode and
a two byte read is required. Not shown in the figure is the
8-bit latch required to demultiplex the 8085A common
address/data bus. A0 is used to assert HBEN so that an
even address (HBEN = LOW) to the LTC1273 will start a
conversion and read the low data byte. An odd address
(HBEN = HIGH) will read the high data byte. This is
accomplished with the single 16-bit LOAD instruction
below.
ADDITIONAL PINS OMITTED FOR CLARITY
ADDITIONAL PINS OMITTED FOR CLARITY
MC68000
8085A
For the 8085A
For the Z80
Z80
DTACK
MREQ
WAIT
R/W
D11
A23
A15
A1
AS
D0
RD
A0
D7
D0
Figure 19. 8085A and Z80 Interface
Figure 18. MC68000 Interface
LTC1275/LTC1276
ADDRESS BUS
EN
ADDRESS BUS
EN
DATA BUS
DATA BUS
ADDRESS
DECODE
ADDRESS
DECODE
LHLD (B000)
LDHL, (B000)
LTC1273
CS
BUSY
RD
D11
D0/8
LTC1273/75/76
CS
BUSY
RD
D7
D0/8
LTC1273/75/76
LTC1273/75/76 • F18
LTC1273/75/76 • F19
HBEN
A0
HBEN
19

Related parts for LTC1275