AD7870 Analog Devices, AD7870 Datasheet - Page 10

no-image

AD7870

Manufacturer Part Number
AD7870
Description
LC2MOS Complete/ 12-Bit/ 100 kHz/ Sampling ADCs
Manufacturer
Analog Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7870AE/883
Quantity:
5
Part Number:
AD7870AQ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7870AZ/883
Manufacturer:
AD
Quantity:
4
Part Number:
AD7870BQ
Manufacturer:
AD
Quantity:
1
Part Number:
AD7870CQ
Manufacturer:
AD
Quantity:
7
Part Number:
AD7870CQ
Manufacturer:
AD
Quantity:
650
Part Number:
AD7870JN
Manufacturer:
AD
Quantity:
1 980
Part Number:
AD7870JN
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7870JP
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD7870JP
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7870JPZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD7870JPZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
The Mode 1 timing diagram for byte and serial data is shown in
Figure 10. INT goes low at the end of conversion and is reset
high by the first falling edge of CS and RD. This first read at the
end of conversion can either access the low byte or high byte of
data depending on the status of HBEN (Figure 10 shows low
byte only for example). The diagram shows both a noncontinu-
ously and a continuously running clock (dashed line).
MODE 2 INTERFACE
The second interface mode is achieved by hard wiring CONVST
low and conversion is initiated by taking CS low while HBEN is
low. The track/hold amplifier goes into the hold mode on the
falling edge of CS. In this mode, the BUSY/INT pin assumes
AD7870/AD7875/AD7876
Figure 11. Mode 2 Timing Diagram, 12-Bit Parallel Read
Figure 10. Mode 1 Timing Diagram, Byte or Serial Read
–10–
its BUSY function. BUSY goes low at the start of conversion,
stays low during the conversion and returns high when the con-
version is complete. It is normally used in parallel interfaces to
drive the microprocessor into a WAIT state for the duration of
conversion.
Figure 11 shows the Mode 2 timing diagram for the 12-bit par-
allel data output format (12/8/CLK = +5 V). In this case, the
ADC behaves like slow memory. The major advantage of this
interface is that it allows the microprocessor to start conversion,
WAIT and then read data with a single READ instruction. The
user does not have to worry about servicing interrupts or ensur-
ing that software delays are long enough to avoid reading during
conversion.
REV. B

Related parts for AD7870