CAT5241JI-00 Catalyst Semiconductor, CAT5241JI-00 Datasheet - Page 6

• Manufacturer Part Number: CAT5241JI-00
• Description: Quad Digitally Programmable Potentiometers (DPP) with 64 Taps and 2-wire Interface
• Manufacturer: Catalyst Semiconductor

The following defines the features of the 2-wire bus
protocol:
(1) Data transfer may be initiated only when the bus
(2) During a data transfer, the data line must remain
The device controlling the transfer is a master,
typically a processor or controller, and the device
being controlled is the slave. The master will always
initiate data transfers and provide the clock for both
transmit and receive operations. Therefore, the
CAT5241 will be considered a slave device in all
applications.
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT5241 monitors the
SDA and SCL lines and will not respond until this
condition is met.
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
The bus Master begins a transmission by sending a
START condition. The Master then sends the address of
Document No. 2011, Rev. J
is not busy.
stable whenever the clock line is high. Any
changes in the data line while the clock is high will
be interpreted as a START or STOP condition.
FROM TRANSMITTER
FROM RECEIVER
DATA OUTPUT
DATA OUTPUT
SCL FROM
MASTER
START
1
6
the particular slave device it is requesting. The four most
significant bits of the 8-bit slave address are fixed as
0101 for the CAT5241 (see Figure 5). The next four
significant bits (A3, A2, A1, A0) are the device address
bits and define which device the Master is accessing. Up
to sixteen devices may be individually addressed by the
system. Typically, +5V and ground are hard-wired to
these pins to establish the device's address.
After the Master sends a START condition and the slave
address byte, the CAT5241 monitors the bus and
responds with an acknowledge (on the SDA line) when
its address matches the transmitted slave address.
After a successful data transfer, each receiving device is
required to generate an acknowledge. The
Acknowledging device pulls down the SDA line during
the ninth clock cycle, signaling that it received the 8 bits
of data.
The CAT5241 responds with an acknowledge after
receiving a START condition and its slave address. If the
device has been selected along with a write operation,
it responds with an acknowledge after receiving each
When the CAT5241 is in a READ mode it transmits 8 bits
of data, releases the SDA line, and monitors the line for
an acknowledge. Once it receives this acknowledge, the
CAT5241 will continue to transmit data. If no
acknowledge is sent by the Master, the device terminates
data transmission and waits for a STOP condition.
8-bit byte.
8
ACKNOWLEDGE
9
5020 FHD F06