PALCE20V8 Advanced Micro Devices, PALCE20V8 Datasheet - Page 4

no-image

PALCE20V8

Manufacturer Part Number
PALCE20V8
Description
EE CMOS 24-Pin Universal Programmable Array Logic
Manufacturer
Advanced Micro Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PALCE20V8-10JC
Manufacturer:
CY
Quantity:
2 104
Part Number:
PALCE20V8-10PC
Manufacturer:
CY
Quantity:
351
Part Number:
PALCE20V8-15JC
Manufacturer:
CY
Quantity:
264
Part Number:
PALCE20V8-15JC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
PALCE20V8-15PC
Manufacturer:
CY
Quantity:
3 085
Part Number:
PALCE20V8-25JC
Manufacturer:
ST
Quantity:
620
Part Number:
PALCE20V8-25PC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
PALCE20V8H-10JC/4
Quantity:
74
Part Number:
PALCE20V8H-10PC/4
Manufacturer:
AMD
Quantity:
1 000
Company:
Part Number:
PALCE20V8H-10PC/4
Quantity:
35
FUNCTIONAL DESCRIPTION
The PALCE20V8 is a universal PAL device. It has eight
independently configurable macrocells (MC
Each macrocell can be configured as a registered out-
put, combinatorial output, combinatorial I/O, or dedi-
cated input. The programming matrix implements a
programmable AND logic array, which drives a fixed OR
logic array. Buffers for device inputs have complemen-
tary outputs to provide user-programmable input signal
polarity. Pins 1 and 13 serve either as array inputs or as
clock (CLK) and output enable (OE) for all flip-flops.
Unused input pins should be tied directly to V
Product terms with all bits unprogrammed (discon-
nected) assume the logical HIGH state and product
terms with both true and complement of any input signal
connected assume a logical LOW state.
The programmable functions on the PALCE20V8 are
automatically configured from the user’s design specifi-
cation, which can be in a number of formats. The design
2-158
* In Macrocells MC
AMD
1 1
0 X
1 0
0
and MC
7
, SG1 is replaced by SG0 on the feedback multiplexer.
SG1
SL1
Figure 1. PALCE20V8 Macrocell
X
CC
SL0
or GND.
0
PALCE20V8 Family
X
..MC
7
).
CLK
specification is processed by development software to
verify the design and create a programming file. This
file, once downloaded to a programmer, configures the
device according to the user’s desired function.
The user is given two design options with the
PALCE20V8. First, it can be programmed as an emu-
lated PAL device. This includes the PAL20R8 series
and most 24-pin combinatorial PAL devices. The PAL
device programmer manufacturer will supply device
codes for the standard PAL architectures to be used
with the PALCE20V8. The programmer will program the
PALCE20V8 to the corresponding PAL device architec-
ture. This allows the user to use existing standard PAL
device JEDEC files without making any changes to
them. Alternatively, the device can be programmed
directly as a PALCE20V8. Here the user must use the
PALCE20V8 device code. This option provides full utili-
zation of the macrocells, allowing non-standard archi-
tectures to be built.
D
Q
Q
V
OE
CC
*SG1
1 1
1 0
0 0
0 1
1 1
0 X
1 0
1 0
1 1
0 X
SL0
X
16491D-4
Macrocell
Adjacent
From
Adjacent
Pin
To
I/O
X

Related parts for PALCE20V8