MC146805E2CFN INNOVASIC [InnovASIC, Inc], MC146805E2CFN Datasheet - Page 12

• Manufacturer Part Number: MC146805E2CFN
• Description: Microprocessor Unit
• Manufacturer: INNOVASIC [InnovASIC, Inc]

IA6805E2
Microprocessor Unit
Timer Interrupt:
Software Interrupt:
Low Power Modes:
Copyright
innovASIC
If the timer mask bit (TCR6) and the interrupt mask bit (I) of the condition code register are
cleared, each time the timer decrements to zero ($01 to $00 transition) an interrupt request is
generated. When the interrupt is recognized, the current state of the machine is pushed onto
the stack and the condition code register I-bit gets set masking further interrupts until the
present one is serviced. The program counter is then loaded with the contents of the timer
interrupt vector, which contains the location of the timer interrupt service routine. The
contents of $1FF8 and $1FF9 specify the address for this service routine. If the MPU is in
the wait mode and a timer interrupt occurs, then the contents of $1FF6 and $1FF7 specify
the service routine. When the timer interrupt service routine is complete, the software
executes an RTI instruction to restore the machine state and starts executing the interrupt
program.
Software interrupt is an executable instruction regardless of the state of the interrupt mask
bit (I) in the condition code register. SWI is similar to hardware interrupts. It executes after
the other interrupts if the interrupt mask bit is zero. The contents of $1FFC and $1FFD
specify the address for this service routine
The low power modes consist of the stop instruction and the wait instruction. The
following paragraphs explain these modes of operation.
2002
The End of Obsolescence
Figure 10. Interrupt Mode Diagram
ENG21108140100
Page 12 of 31
.
As of Production Version 00
Data Sheet
www.innovasic.com
Customer Support:
1-888-824-4184