X9221UPM XICOR [Xicor Inc.], X9221UPM Datasheet

no-image

X9221UPM

Manufacturer Part Number
X9221UPM
Description
Manufacturer
XICOR [Xicor Inc.]
Datasheet
© Xicor, Inc. 1994, 1995, 1996 Patents Pending.
3079-1.6 6/12/96 T1/C1/D0 NS
X9221
Advance Information
Terminal Voltage 5V, 64 Taps
FEATURES
FUNCTIONAL DIAGRAM
AN20 • AN42 • AN44–48 • AN50 • AN52 • AN53 • AN73
Two E
Two-Wire Serial Interface
Register Oriented Format
—Directly Write Wiper Position
—Read Wiper Position
—Store as Many as Four Positions per Pot
Instruction Format
—Quick Transfer of Register Contents to
Low Power CMOS
Direct Write Cell
—Endurance - 100,000 Writes per Register
—Register Data Retention - 100 years
8 Bytes of E
3 Resistor Array Values
—2K to 50K Mask Programmable
Resolution: 64 Taps each Pot
20-Lead Plastic DIP and 20-Lead SOIC Packages
Resistor Array
2
POTs in One Package
A V A I L A B L E
2
A
PROM memory
PPLICATION
Dual E
SDA
SCL
A0
A1
A2
A3
N
OTES
INTERFACE
CIRCUITRY
CONTROL
2
AND
POT
DATA
Nonvolatile Digital Potentiometer
8
X9221
R0 R1
R2 R3
R0 R1
R2 R3
1
DESCRIPTION
The X9221 integrates two nonvolatile E
controlled potentiometers on a monolithic CMOS micro-
circuit.
The X9221 contains two resistor arrays, each com-
posed of 63 resistive elements. Between each element
and at either end are tap points accessible to the wiper
elements. The position of the wiper element on the array
is controlled by the user through the two-wire serial bus
interface.
Each resistor array has associated with it a wiper counter
register and four 8-bit data registers that can be directly
written and read by the user. The contents of the wiper
counter register control the position of the wiper on the
resistor array.
The data register may be read or written by the user. The
contents of the data registers can be transferred to the
wiper counter register to position the wiper. The current
wiper position can be transferred to any one of its
associated data registers.
REGISTER
REGISTER
COUNTER
COUNTER
WIPER
WIPER
(WCR)
(WCR)
RESISTOR
ARRAY
POT 1
VL0
VW0
VH0
VH1
VL1
VW1
Characteristics subject to change without notice
2
POT™ digitally
3079 ILL F07.1

Related parts for X9221UPM

X9221UPM Summary of contents

Page 1

A N PPLICATION OTES AN20 • AN42 • AN44–48 • AN50 • AN52 • AN53 • AN73 X9221 Advance Information Terminal Voltage 5V, 64 Taps 2 Dual E POT FEATURES • ...

Page 2

X9221 PIN DESCRIPTIONS Host Interface Pins Serial Clock (SCL) The SCL input is used to clock data into and out of the X9221. Serial Data (SDA) SDA is a bidirectional pin used to transfer data into and out of the ...

Page 3

X9221 Acknowledge Acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the successful receipt of data. The transmitting device, either the master or the slave, will release ...

Page 4

X9221 Instruction Structure The next byte sent to the X9221 contains the instruction and register pointer information. The four most signifi- cant bits are the instruction. The next four bits point to one of two pots and when applicable they ...

Page 5

X9221 Figure 4. Three-Byte Command Sequence SCL SDA Figure 5. Increment/Decrement Command Sequence SCL SDA ...

Page 6

X9221 Table 1. Instruction Set Instruction Read WCR 1 0 Write WCR 1 0 Read Data 1 0 Register Write Data 1 1 Register XFR Data Reg ister to WCR XFR WCR to 1 ...

Page 7

X9221 DETAILED OPERATION 2 Both E POT potentiometers share the serial interface and share a common architecture. Each potentiometer is comprised of a resistor array, a wiper counter register and four data registers. A detailed discussion of the register organization ...

Page 8

X9221 ABSOLUTE MAXIMUM RATINGS* Temperature under Bias .................. – +135 C Storage Temperature ....................... – +150 C Voltage on SCK, SCL or any Address Input with Respect ................................... Voltage on any V or ...

Page 9

X9221 ENDURANCE AND DATA RETENTION Parameter Minimum Endurance Data Retention CAPACITANCE Symbol (5) C Input/Output Capacitance (SDA) I/O IN (5) C Input Capacitance (A0, A1, A2, A3 and SCL) POWER-UP TIMING Symbol PUR (6) t Power-up to Initiation of Read ...

Page 10

X9221 A.C. CHARACTERISTICS (Over recommended operating conditions unless otherwise stated) Symbol f SCL Clock Frequency SCL t Clock LOW Period LOW t Clock HIGH Period HIGH t SCL and SDA Rise Time R t SCL and SDA Fall Time F ...

Page 11

X9221 Figure 11. Output Bus Timing SCL SDA OUT (ACK) SDA Figure 12. Start Stop Timing SCL t SU:STA SDA DATA IN Figure 13. Write Cycle and Wiper Response Timing SCL CLOCK 8 SDA IN SDA WIPER OUTPUT t AA ...

Page 12

X9221 PACKAGING INFORMATION 20-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P PIN 1 INDEX PIN 1 SEATING PLANE (3.81) 0.150 (2.92) 0.1150 0.014 (0.356) 0.008 (0.2032) NOTE: 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. PACKAGE DIMENSIONS EXCLUDE MOLDING ...

Page 13

X9221 PACKAGING INFORMATION 20-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S PIN 1 INDEX PIN 1 (4X) 7 0.050 (1.27) 0.010 (0.25) 0.020 (0.50) 0 – 8 0.015 (0.40) 0.050 (1.27) NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN ...

Page 14

X9221 ORDERING INFORMATION Device LIMITED WARRANTY Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied description regarding the ...

Related keywords