ADSP21MOD980N AD [Analog Devices], ADSP21MOD980N Datasheet
ADSP21MOD980N
Related parts for ADSP21MOD980N
ADSP21MOD980N Summary of contents
Page 1
Preliminary Technical Data PERFORMANCE FEATURES Complete Single Device Multi-Port Internet Gateway Processor (No External Memory Required) Implements Sixteen Modem Channels or Forty Voice Channels in One Package Each DSP Can Implement two V.34/V.90 Data/Fax Modem Channels (includes Datapump and ...
Page 2
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD GENERAL DESCRIPTION The ADSP-21mod980N is a multi-port Internet gateway processor optimized for implementation of a complete V.34/V.90 digital modem. All datapump and controller functions can be implemented ...
Page 3
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD The VisualDSP IDE lets programmers define and manage DSP software development. The dialog boxes and property pages let programmers configure and manage all of the ADSP-218x development tools, ...
Page 4
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD ARCHITECTURE OVERVIEW Figure 2 on page functional block diagram of the ADSP-21mod980N. It contains eight independent digital signal processors. 17 DATA< 23:8>, A<0 > ...
Page 5
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD All eight modem processors have identical functions and have equal status. Each of the modem processors is con- nected to a common IDMA bus and each modem processor ...
Page 6
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD Table 1. Common Mode Pins Pin Name( Pins RESET IRQ2 / 8 PF7 8 IRQL1 / 8 PF6 8 IRQL0 ...
Page 7
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD Table 2. Host Pins (Mode Modem Processors 1 Input/ Pin Name Function Pins Output 1 IAD[15:0] 32 I/O IDMA Port Address/Data Bus A0 ...
Page 8
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD of power-down features. Refer to the ADSP-2100 Family User’s Manual, “System Interface” chapter, for detailed information about the power-down feature. • Quick recovery from power down. The ...
Page 9
PRELIMINARY TECHNICA L DATA For current information contact Analog Devices at (800) ANALOGD CLOCK SIGNALS The ADSP-21mod980N is clocked by a TTL-compatible clock signal that runs at half the instruction rate MHz input clock yields a 12.5 ns ...
Page 10
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD A clock output (CLKOUT) signal is generated by the pro- cessor at the processor’s cycle rate. This can be enabled and disabled by the CLKODIS bit in ...
Page 11
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD 0x2000 - ...
Page 12
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD BMWAIT Figure 7. Programmable Flag 1 Since they are multiplexed within the ADSP-21mod980N, PF[2:0] should ...
Page 13
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD ever, to write to the processor’s memory-mapped control registers. A typical IDMA transfer process is described as follows: 1. Host starts IDMA transfer 2. Host uses IS and ...
Page 14
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD 0x0000 - 0x20 ...
Page 15
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD IDMA PORT BOOTING The ADSP-21mod980N boots programs through its Inter- nal DMA port.When Mode Mode and Mode the ADSP-21mod980N ...
Page 16
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD DESIGNING AN EZ-ICE-COMPATIBLE SYSTEM The ADSP-21mod980N has on-chip emulation support and an ICE-Port, a special set of pins that interface to the EZ-ICE. These features allow in-circuit ...
Page 17
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD ADSP-21mod980N, it may be necessary to reset the target hardware separately to insure the proper mode selection state on emulator chip reset. See the ADSP-2100 Family EZ-Tools data ...
Page 18
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD ELECTRICAL SPECIFICATIONS RECOMMENDED OPERATING CONDITIONS Parameter Description V External supply DDEXT V Internal supply DDINT V Input Voltage INPUT T Ambient temperature AMB ELECTRICAL CHARACTERISTICS Parameter 1, ...
Page 19
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD ELECTRICAL CHARACTERISTICS (CONTINUED) Parameter I , Supply Current (Idle Supply Current (Dynamic Supply Current (Powerdown Input Pin Capacitance ...
Page 20
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD ABSOLUTE MAXIMUM RATINGS Parameter Description V Internal Supply Voltage DDINT V External Supply Voltage DDEXT 1 Input Voltage Output Voltage Swing Storage Temperature Range 1 Applies to ...
Page 21
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD POWER DISSIPATION To determine total power dissipation in a specific applica- tion, the following equation should be applied for each output ...
Page 22
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD ...
Page 23
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD TEST CONDITIONS Figure 14. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable ...
Page 24
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD TIMING SPECIFICATIONS This section contains timing information for the DSP’s external signals. General Notes Use the exact timing information given. Do not attempt to derive parameters from ...
Page 25
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD Clock and Reset Signals Table 9. Clock and Reset Signals Parameter Description Clock signals (Timing Requirements): t CLKIN Period CKI t CLKIN Width Low CKIL t CLKIN Width ...
Page 26
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD ...
Page 27
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD Interrupts and Flags Table 10. Interrupts and Flags Parameter Description Timing Requirements: t IRQx, FI, or PFx Setup before CLKOUT Low IFS t IRQx, FI, or PFx Hold ...
Page 28
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD Serial Ports Table 11. Serial Ports Parameter Description Timing Requirements: t SCLK Period SCK t DR/TFS/RFS Setup before SCLK Low SCS t DR/TFS/RFS Hold after SCLK Low ...
Page 29
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD RFS IN RFS TFS ...
Page 30
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD IDMA Address Latch Table 12. IDMA Address Latch Parameter Description Timing Requirements: t Duration of Address Latch IALP t IAD[15:0] Address Setup before Address Latch End IASU ...
Page 31
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD IDMA Write, Short Write Cycle Table 13. IDMA Write, Short Write Cycle Parameter Description Timing Requirements: t IACK Low before Start of Write IKW ...
Page 32
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD IDMA Write, Long Write Cycle Table 14. IDMA Write, Long Write Cycle Parameter Description Timing Requirements t IACK Low before Start of Write IKW t IAD[15:0] Data ...
Page 33
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD IDMA Read, Long Read Cycle Table 15. IDMA Read, Long Read Cycle Parameter Description Timing Requirements: t IACK Low before Start of Read IKR t End of Read ...
Page 34
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD IDMA Read, Short Read Cycle Table 16. IDMA Read, Short Read Cycle Parameter Description Timing Requirements: t IACK Low before Start of Read IKR t Duration of ...
Page 35
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD IDMA Read - Short Read Cycle in Short Read Only Mode Table 17. IDMA Read - Short Read Cycle in Short Read Only Mode Parameter Description Timing Requirements: ...
Page 36
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD 352-BALL PBGA Table 18. Pinout by Signal Name (Continued) PACKAGE PINOUT Signal Name CLKOUT_3 A physical layout of all sig- nals is shown in the CLKOUT_4 following ...
Page 37
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD Table 18. Pinout by Table 18. Pinout by Signal Name (Continued) Signal Name (Continued) Signal Name Pin Signal Name GND AF16 GND GND AF17 GND GND AF21 GND ...
Page 38
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD Table 18. Pinout by Table 18. Pinout by Signal Name (Continued) Signal Name (Continued) Signal Name Pin Signal Name PF2 C6 PF7_6 PF4_1 M1 PF7_7 PF4_2 C10 ...
Page 39
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD Table 18. Pinout by Signal Name (Continued) Signal Name Pin VDDINT R1 VDDINT R2 VDDINT R3 REV. PrB 6/2001 ADSP-21mod980N 39 ...
Page 40
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD Signals by Pin Location—Top View, Left to Right GND A0 VDDINT VDDINT B IAD1_A GND VDDINT IAD0_A C IAD4_A IAD2_A GND IRD_A ...
Page 41
PRELIMINARY TECHNICAL DATA For current information contact Analog Devices at (800) ANALOGD OUTLINE DIMENSIONS – 352 PLASTIC BALL GRID ARRAY Signals by Pin Location—Top View, Left to Right (Continued IS_2 VDDEXT GND VDDEXT PF7_3 VDDEXT ...
Page 42
PRELIMINARY TECHNICAL DATA ADSP-21mod980N For current information contact Analog Devices at (800) ANALOGD 35. DIC 30.70 30. 29.50 2.62 2.37 ...