LPC47N217N-JV SMSC [SMSC Corporation], LPC47N217N-JV Datasheet
LPC47N217N-JV
Available stocks
Related parts for LPC47N217N-JV
LPC47N217N-JV Summary of contents
Page 1
... Send/Receive 16-Byte FIFO — Supports 230k and 460k Baud — Programmable Baud Rate Generator — Modem Control Circuitry — Multiple Base I/O Address options and 15 IRQ Options SMSC LPC47N217N 64TQFP LPC47N217N 64-Pin Super I/O with LPC Interface Multi-Mode Parallel Port with ChiProtect™ ...
Page 2
... LPC47N217N-JV FOR 64 PIN, TQFP LEAD-FREE ROHS COMPLIANT PACKAGE 80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123 Copyright © 2008 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given ...
Page 3
... Super I/O with LPC Interface General Description The SMSC LPC47N217N is a 3.3V PC 99, PC2001, and ACPI 2.0 compliant Super I/O Controller. The LPC47N217N implements the LPC interface, a pin reduced ISA interface which provides the same or better performance as the ISA/X-bus with a substantial savings in pins used. The part also includes 14 GPIO pins ...
Page 4
... CLKRUN# CLOCK GEN CLOCKI V Vcc Vss TR Revision 0.2 (09-25-08) IO_PME# CONTROL, ADDRESS, DATA ACPI CONFIGURATION BLOCK REGISTERS Figure 1 LPC47N217N Block Diagram 4 PRODUCT PREVIEW 64-Pin Super I/O with LPC Interface PD[0:7], MULTI-MODE BUSY, SLCT, PARALLEL PE, nERROR, nACK PORT nSLCTIN, nALF nINIT, nSTROBE GP10, GP11, GP12*, GP13*, ...
Page 5
... Maximum mold protrusion is 0.25 mm per side. D1 and E1 dimensions determined at datum plane Dimension for foot length L measured at the gauge plane 0.25 mm above the seating plane Details of pin 1 identifier are optional but must be located within the zone indicated. SMSC LPC47N217N 64TQFP Table 1 64 Pin TQFP Package Parameters NOMINAL ...