ADG793A AD [Analog Devices], ADG793A Datasheet
ADG793A
Available stocks
Related parts for ADG793A
ADG793A Summary of contents
Page 1
... The ADG793A/ADG793G operate from a single supply voltage and are available in a compact × body, 24-lead, lead-free chip scale package (LFCSP). ...
Page 2
... ADG793A/ADG793G TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 Functional Block Diagrams............................................................. 1 General Description ......................................................................... 1 Product Highlights ........................................................................... 1 Revision History ............................................................................... 2 Specifications..................................................................................... Timing Specifications ................................................................ 7 Timing Diagram ........................................................................... 8 Absolute Maximum Ratings............................................................ 9 ESD Caution.................................................................................. 9 Pin Configuration and Function Descriptions........................... 10 Typical Performance Characteristics ........................................... 11 REVISION HISTORY 7/06—Revision 0: Initial Version Test Circuits..................................................................................... 14 Terminology ...
Page 3
... Figure 100 Ω nF see Figure kHz CCIR330 test signal CCIR330 test signal Rev Page ADG793A/ADG793G 1 Min Typ Max 3.3 2.6 3.5 4 0.15 0.5 0.6 0.3 0.55 ±0.25 ±0.25 ±0.25 185 240 ...
Page 4
... ADG793A/ADG793G Parameter 3 LOGIC OUTPUTS SDA Pin Output Low Voltage Floating-State Leakage Current Floating-State Output Capacitance GPO1 Pin and GPO2 Pin Output Low Voltage Output High Voltage POWER REQUIREMENTS All typical values are 25°C, unless otherwise stated. ...
Page 5
... Figure 100 Ω nF see Figure kHz CCIR330 test signal CCIR330 test signal Rev Page ADG793A/ADG793G 1 Min Typ Max Unit Ω 6 Ω 0.15 0.6 Ω 1.1 Ω ...
Page 6
... ADG793A/ADG793G Parameter 3 LOGIC OUTPUTS SDA Pin Output Low Voltage Floating-State Leakage Current Floating-State Output Capacitance GPO1 Pin and GPO2 Pin Output Low Voltage Output High Voltage POWER REQUIREMENTS All typical values are 25°C, unless otherwise stated. ...
Page 7
... 160 ns 300 fall time of SDA signal FDA 300 160 ns Rev Page ADG793A/ADG793G , data setup time , data hold time , setup time for a repeated start condition , hold time (repeated) start condition , setup time for stop condition ...
Page 8
... ADG793A/ADG793G 1 Parameter Conditions Min t Standard mode 11 Fast mode 20 + 0.1 C High speed mode C = 100 pF max 400 pF max Standard mode 11A Fast mode 20 + 0.1 C High speed mode C = 100 pF max 400 pF max Standard mode 12 Fast mode 20 + 0.1 C High speed mode ...
Page 9
... mA, other conditions above those indicated in the operational DD section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating can be applied at any one time. Rev Page ADG793A/ADG793G ...
Page 10
... Not internally connected. 11 S2C C-Side Source Terminal for Mux 2. Can be an input or output. 12 NC/GPO1 Not internally connected for ADG793A. General-Purpose Logic Output 1 for ADG793G. 13 S3A A-Side Source Terminal for Mux 3. Can be an input or output 14 S3B B-Side Source Terminal for Mux 3. Can be an input or output. ...
Page 11
... V = 5.5V 1MΩ 5V 75Ω 4.5V 75Ω 25° CHANNEL 3. 3.3V DD 1.2 1.4 1.6 1.8 ) with 3 V Supply S Rev Page ADG793A/ADG793G 4 25° CHANNEL 3 4.5V DD 3.0 2.5 2.0 1.5 1.0 0 0.5 1.0 1 Figure 8. On Resistance vs with 5 V Supply 25°C ...
Page 12
... ADG793A/ADG793G 25°C A –1 – –3 –4 –5 –6 0 0.5 1.0 1.5 2.0 SOURCE VOLTAGE (V) Figure 11. Charge Injection vs. Source Voltage 220 210 t (3V) ON 200 t 190 t (5V) ON 180 t (5V) OFF 170 160 –40 – TEMPERATURE (°C) Figure 12 vs. Temperature ON OFF 25°C ...
Page 13
... Figure 19. I C-to-GPO Propagation Delay vs. Temperature 3.1 –20 2.5 T 2.0 1.5 1.0 0 (3V) (3V Rev Page ADG793A/ADG793G = 25° –18 –16 –14 –12 –10 –8 –6 –4 LOAD CURRENT (mA) Figure 20. GPO V vs. Load Current OH = 25° ...
Page 14
... ADG793A/ADG793G TEST CIRCUITS V1 Figure 22. On Resistance I (OFF Figure 23. Off Leakage CONNECT Figure 24. On Leakage I (OFF (ON Rev Page 0.1µF NETWORK ANALYZER SA 50Ω 50Ω 50Ω ...
Page 15
... ON V OUT C CLOCK PULSES L CORRESPONDING TO THE 35pF LDSW BITS SCL 50% 50% 90% 10% V GPO t H CLOCK PULSE CORRESPONDING TO THE LDSW BIT SCL V OUT V OUT SWITCH ON ΔV SWITCH OFF OUT V OUT × ΔV L INJ L OUT 1nF ADG793A/ADG793G t OFF t L 80% ...
Page 16
... ADG793A/ADG793G TERMINOLOGY On Resistance ( The series on-channel resistance measured between the S pin and D pin. On Resistance Match (Δ The channel-to-channel matching of on resistance when channels are operated under identical conditions. On Resistance Flatness (R ) FLAT(ON) The variation of on resistance over the specified range produced by the specified analog input voltage change with a constant load current ...
Page 17
... I C-Bus Specification available from Philips Semiconductor) that allows the part to operate as a slave device (no clock is generated by the ADG793A/ ADG793G). The communication protocol between the I master and the device operates as follows. 1. The master initiates data transfer by establishing a start condition defined as a high-to-low transition on the SDA line while SCL is high ...
Page 18
... Reserved for ADG793A/GPO1 low for ADG793G Reserved for ADG793A/GPO1 high for ADG793G Reserved for ADG793A/GPO2 low for ADG793G Reserved for ADG793A/GPO2 high for ADG793G Reserved for ADG793A/GPO1, GPO2 low for ADG793G Reserved for ADG793A/GPO1, GPO2 high for ADG793G All muxes disabled (all switches are off ) Reserved ...
Page 19
... Figure 32 illustrates the entire read sequence. The bit maps accompanying Figure 32 show the relationship between the elements of the ADG793A and ADG793G (that it, the switches and GPO pins) and the bits that represent their status after a completed read operation. ...
Page 20
... The evaluation kit includes a printed circuit board populated with the ADG793G. The evaluation board can be used to evaluate the performance of both the ADG793A and ADG793G. It interfaces to the USB port can be used as a standalone evaluation board. ...
Page 21
... VCC 55 VCC 43 VCC 32 VCC 27 VCC 17 VCC 11 VCC 7 AVCC 3 Figure 33. EVAL-ADG793GEB Schematic, USB Controller Section Rev Page ADG793A/ADG793G GND 56 GND 53 GND 41 GND 28 GND 26 GND 12 GND 10 06030-033 ...
Page 22
... ADG793A/ADG793G R18 K1 GND 1 BOTTOM 2 CASE 4 TOP 3 CASE 5 PHONO_DUAL R17 0Ω R35 R16 K2 GND 1 BOTTOM 2 CASE 4 TOP 3 CASE 5 R15 PHONO_DUAL R14 K3 GND 1 BOTTOM 2 CASE TOP 4 3 CASE 5 PHONO_DUAL R13 10kΩ 10kΩ 10kΩ 0Ω R34 ...
Page 23
... MHz 100 kHz, 400 kHz, 3.4 MHz 100 kHz, 400 kHz 100 kHz, 400 kHz 100 kHz, 400 kHz, 3.4 MHz 100 kHz, 400 kHz, 3.4 MHz Rev Page ADG793A/ADG793G 0.60 MAX PIN 1 INDICATOR ...
Page 24
... ADG793A/ADG793G NOTES Purchase of licensed components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I 2 Rights to use these components system, provided that the system conforms to the I ©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners ...