LT6203 LINER [Linear Technology], LT6203 Datasheet - Page 8

no-image

LT6203

Manufacturer Part Number
LT6203
Description
16-Bit, 2Msps, Pseudo-Differential Unipolar SAR
Manufacturer
LINER [Linear Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LT6203CDD
Manufacturer:
LT
Quantity:
10 000
Part Number:
LT6203CDD#PBF
Manufacturer:
AKM
Quantity:
1 319
Part Number:
LT6203CDD#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LT6203CDD#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LT6203CMS8
Manufacturer:
LT
Quantity:
10 000
Part Number:
LT6203CMS8
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LT6203CMS8#PBF
Manufacturer:
LT
Quantity:
361
Part Number:
LT6203CMS8#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LT6203CS8
Manufacturer:
LINEAR
Quantity:
3
Part Number:
LT6203CS8
Manufacturer:
LINEAR/凌特
Quantity:
20 000
LTC2370-16
PIN FUNCTIONS
CHAIN (Pin 1): Chain Mode Selector Pin. When low, the
LTC2370-16 operates in normal mode and the RDL/SDI
input pin functions to enable or disable SDO. When high,
the LTC2370-16 operates in chain mode and the RDL/SDI
pin functions as SDI, the daisy-chain serial data input.
Logic levels are determined by OV
V
2.375V to 2.625V. Bypass V
capacitor.
GND (Pins 3, 6, 10 and 16): Ground.
IN
respect to IN
IN
of ±100mV with respect to GND and must be tied to the
ground plane or a remote ground sense.
REF (Pins 7, 8): Reference Inputs. The range of REF is 2.5V
to 5.1V. This pin is referred to the GND pin and should be
decoupled closely to the pin with a 47µF ceramic capacitor
(X5R, 0805 size).
CNV (Pin 9): Convert Input. A rising edge on this input
powers up the part and initiates a new conversion. Logic
levels are determined by OV
8
DD
+
(Pin 5): Analog Ground Sense. IN
(Pin 4): Analog Input. IN
(Pin 2): 2.5V Power Supply. The range of V
with an IN
+
-IN
DD
DD
+
to GND with a 10µF ceramic
range of 0V to V
.
operates differential with
DD
.
has an input range
REF
.
DD
is
BUSY (Pin 11): BUSY Indicator. Goes high at the start of
a new conversion and returns low when the conversion
has finished. Logic levels are determined by OV
RDL/SDI (Pin 12): When CHAIN is low, the part is in nor-
mal mode and the pin is treated as a bus enabling input.
When CHAIN is high, the part is in chain mode and the
pin is treated as a serial data input pin where data from
another ADC in the daisy chain is input. Logic levels are
determined by OV
SCK (Pin 13): Serial Data Clock Input. When SDO is enabled,
the conversion result or daisy-chain data from another
ADC is shifted out on the rising edges of this clock MSB
first. Logic levels are determined by OV
SDO (Pin 14): Serial Data Output. The conversion result
or daisy-chain data is output on this pin on each rising
edge of SCK MSB first. The output data is in straight binary
format. Logic levels are determined by OV
OV
OV
the same supply as the host interface (1.8V, 2.5V, 3.3V,
or 5V). Bypass OV
GND (Exposed Pad Pin 17, DFN Package Only): Ground.
Exposed pad must be soldered directly to the ground plane.
DD
DD
(Pin 15): I/O Interface Digital Power. The range of
is 1.71V to 5.25V. This supply is nominally set to
DD
DD
.
to GND with a 0.1µF capacitor.
DD
.
DD
.
DD
.
237016fa

Related parts for LT6203