W25Q16CLDAIG WINBOND [Winbond], W25Q16CLDAIG Datasheet
W25Q16CLDAIG
Related parts for W25Q16CLDAIG
W25Q16CLDAIG Summary of contents
Page 1
... SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI Publication Release Date: July 08, 2010 - 1 - Preliminary - Revision A W25Q16CL ...
Page 2
... Block Protect Bits (BP2, BP1, BP0)....................................................................................13 11.1.4 Top/Bottom Block Protect (TB)...........................................................................................13 11.1.5 Sector/Block Protect (SEC) ................................................................................................13 11.1.6 Complement Protect (CMP) ...............................................................................................14 11.1.7 Status Register Protect (SRP1, SRP0)...............................................................................14 11.1.8 Erase/Program Suspend Status (SUS) ..............................................................................14 11.1.9 Security Register Lock Bits (LB3, LB2, LB1) ......................................................................14 11.1.10 Quad Enable (QE) ............................................................................................................15 11.1.11 Status Register Memory Protection (CMP = 0).................................................................16 Table of Contents - 2 - W25Q16CL ...
Page 3
... Status Register Memory Protection (CMP = 1).................................................................17 11.2 INSTRUCTIONS................................................................................................................. 18 11.2.1 Manufacturer and Device Identification ..............................................................................18 11.2.2 Instruction Set Table 1 (Erase, Program Instructions) ........................................................19 11.2.3 Instruction Set Table 2 (Read Instructions) ........................................................................20 11.2.4 Instruction Set Table 3 (ID, Security Instructions)...............................................................21 11.2.5 Write Enable (06h)..............................................................................................................22 11.2.6 Write Enable for Volatile Status Register (50h) ..................................................................22 11.2.7 Write Disable (04h).............................................................................................................23 11 ...
Page 4
ELECTRICAL CHARACTERISTICS .............................................................................................. 62 12.1 Absolute Maximum Ratings................................................................................................ 62 12.2 Operating Ranges .............................................................................................................. 62 12.3 Power-up Timing and Write Inhibit Threshold .................................................................... 63 12.4 DC Electrical Characteristics.............................................................................................. 64 12.5 AC Measurement Conditions ............................................................................................. 65 12.6 AC Electrical Characteristics .............................................................................................. ...
Page 5
... Fast Read Dual/Quad I/O instructions. These transfer rates can outperform standard Asynchronous 8 and 16-bit Parallel Flash memories. The Continuous Read Mode allows for efficient memory access with as few as 8-clocks of instruction-overhead to read a 24-bit address, allowing true XIP (execute in place) operation. A Hold pin, Write Protect pin and programmable write protection, with top or bottom array control, provide further control flexibility ...
Page 6
PIN CONFIGURATION SOIC 150 / 208-MIL /CS /CS DO ( /WP (IO /WP ( GND GND Figure 1a. W25Q16CL Pin Assignments, 8-pin SOIC 150 / 208-mil (Package Code SN ...
Page 7
PIN CONFIGURATION PDIP 300-MIL /CS /CS DO ( /WP (IO /WP ( GND GND Figure 1c. W25Q16CL Pin Assignments, 8-pin PDIP (Package Code DA) 6. PIN DESCRIPTION SOIC 150/208-MIL, PDIP 300-MIL AND WSON ...
Page 8
PIN CONFIGURATION SOIC 300-MIL /HOLD (IO /HOLD ( VCC VCC N/C N/C N/C N/C N/C N/C N/C N/C /CS / Figure 1d. W25Q16CL Pin Assignments, 16-pin SOIC 300-mil (Package ...
Page 9
... Status Register’s Block Protect (CMP, SEC, TB, BP2, BP1 and BP0) bits and Status Register Protect (SRP) bits, a portion as small as a 4KB sector or the entire memory array can be hardware protected. The /WP pin is active low. When the QE bit of Status Register-2 is set for Quad I/O, the /WP pin function is not available since this pin is used for IO2 ...
Page 10
... SPI /CS /CS Command & Command & Control Logic Control Logic DI ( ( Figure 2. W25Q16CL Serial Flash Memory Block Diagram 0000FFh 0000FFh xxFFFFh xxFFFFh • • xxF0FFh xxF0FFh xxEFFFh xxEFFFh • • xxE0FFh xxE0FFh xxDFFFh xxDFFFh • • ...
Page 11
FUNCTIONAL DESCRIPTION 10.1 SPI OPERATIONS 10.1.1 Standard SPI Instructions The W25Q16CL is accessed through an SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (/CS), Serial Data Input (DI) and Serial Data Output (DO). Standard SPI ...
Page 12
... Status Register Protect (SRP0, SRP1) and Block Protect (CMP, SEC,TB, BP2, BP1 and BP0) bits. These settings allow a portion as small as 4KB sector or the entire memory array to be configured as read only. Used in conjunction with the Write Protect (/WP) pin, changes to the Status Register can be enabled or disabled under hardware control ...
Page 13
... The non-volatile Top/Bottom bit (TB) controls if the Block Protect Bits (BP2, BP1, BP0) protect from the Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table. The factory default setting is TB=0. The TB bit can be set with the Write Status Register Instruction depending on the state of the SRP0, SRP1 and WEL bits ...
Page 14
... CMP=0, a top 4KB sector can be protected while the rest of the array is not; when CMP=1, the top 4KB sector will become unprotected while the rest of the array become read-only. Please refer to the Status Register Memory Protection table for details. The default setting is CMP=0. 11.1.7 Status Register Protect (SRP1, SRP0) The Status Register Protect bits (SRP1 and SRP0) are non-volatile read/write bits in the status register (S8 and S7) ...
Page 15
Quad Enable (QE) The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that allows Quad SPI operation. When the QE bit is set state (factory default), the /WP pin and ...
Page 16
... X Notes don’t care Lower Upper 3. If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored. W25Q16CL (16M-BIT) MEMORY PROTECTION PROTECTED PROTECTED BLOCK(S) ADDRESSES NONE NONE 31 1F0000h – 1FFFFFh 30 and 31 1E0000h – ...
Page 17
... X Notes don’t care Lower Upper 3. If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored. W25Q16CL (16M-BIT) MEMORY PROTECTION PROTECTED PROTECTED BLOCK(S) ADDRESSES 0 thru 31 000000h – 1FFFFFh 0 thru 30 000000h – ...
Page 18
... This feature further protects the device from inadvertent writes. Additionally, while the memory is being programmed or erased, or when the Status Register is being written, all instructions except for Read Status Register will be ignored until the program or erase cycle has completed ...
Page 19
Instruction Set Table 1 (Erase, Program Instructions) BYTE 1 INSTRUCTION NAME (CODE) Write Enable 06h Write Enable for Volatile 50h Status Register Write Disable 04h Read Status Register-1 05h Read Status Register-2 35h Write Status Register 01h Page Program ...
Page 20
Instruction Set Table 2 (Read Instructions) BYTE 1 INSTRUCTION NAME (CODE) Read Data 03h Fast Read 0Bh Fast Read Dual Output 3Bh Fast Read Quad Output 6Bh Fast Read Dual I/O BBh Fast Read Quad I/O EBh (7) Word ...
Page 21
... Security Register 2: A23-16 = 00h; A15-8 = 20h; A7-0 = byte address Security Register 3: A23-16 = 00h; A15-8 = 30h; A7-0 = byte address BYTE 2 BYTE 3 dummy dummy dummy dummy A23-A8 A7-A0, M[7:0] xxxx, (MF[7:0], ID[7:0]) (MF7-MF0) (ID15-ID8) Manufacturer Memory Type dummy dummy 00h 00h A23–A16 A15–A8 A23–A16 A15–A8 A23–A16 A15– W25Q16CL BYTE 4 ...
Page 22
... The non-volatile Status Register bits described in section 11.1 can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non- volatile bits ...
Page 23
Write Disable (04h) The Write Disable instruction (Figure 6) resets the Write Enable Latch (WEL) bit in the Status Register The Write Disable instruction is entered by driving /CS low, shifting the instruction code “04h” into ...
Page 24
Read Status Register-1 (05h) and Read Status Register-2 (35h) The Read Status Register instructions allow the 8-bit Status Registers to be read. The instruction is entered by driving /CS low and shifting the instruction code “05h” for Status Register-1 ...
Page 25
To complete the Write Status Register instruction, the /CS pin must be driven high after the eighth or sixteenth bit of data that is clocked in. If this is not done the Write Status Register instruction will not be executed. ...
Page 26
... DO pin at the falling edge of CLK with most significant bit (MSB) first. The address is automatically incremented to the next higher address after each byte of data is shifted out allowing for a continuous stream of data. This means that the entire memory can be accessed with a single instruction as long as the clock continues. The instruction is completed by driving /CS high. ...
Page 27
Fast Read (0Bh) The Fast Read instruction is similar to the Read Data instruction except that it can operate at the highest possible frequency of F (see AC Electrical Characteristics). This is accomplished by adding eight R “dummy” clocks ...
Page 28
Fast Read Dual Output (3Bh) The Fast Read Dual Output (3Bh) instruction is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins; IO twice the rate of standard SPI devices. The Fast ...
Page 29
Fast Read Quad Output (6Bh) The Fast Read Quad Output (6Bh) instruction is similar to the Fast Read Dual Output (3Bh) instruction except that data is output on four pins, IO executed before the device will accept the Fast ...
Page 30
Fast Read Dual I/O (BBh) The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO pins, IO and similar to the Fast Read Dual Output (3Bh) instruction but with ...
Page 31
Figure 13b. Fast Read Dual I/O Instruction Sequence (Previous instruction set M5-4 = 10) Publication Release Date: July 08, 2010 - 31 - W25Q16CL Preliminary - Revision A ...
Page 32
Fast Read Quad I/O (EBh) The Fast Read Quad I/O (EBh) instruction is similar to the Fast Read Dual I/O (BBh) instruction except that address and data bits are input and output through four pins IO clock are required ...
Page 33
Figure 14b. Fast Read Quad I/O Instruction Sequence (Previous instruction set M5-4 = 10) Fast Read Quad I/O with “8/16/32/64-Byte Wrap Around” The Fast Read Quad I/O instruction can also be used to access a specific portion within a page ...
Page 34
Word Read Quad I/O (E7h) The Word Read Quad I/O (E7h) instruction is similar to the Fast Read Quad I/O (EBh) instruction except that the lowest Address bit (A0) must equal 0 and only two Dummy clock are required ...
Page 35
Figure 15b. Word Read Quad I/O Instruction Sequence (Previous instruction set M5-4 = 10) Word Read Quad I/O with “8/16/32/64-Byte Wrap Around” The Word Read Quad I/O instruction can also be used to access a specific portion within a page ...
Page 36
Octal Word Read Quad I/O (E3h) The Octal Word Read Quad I/O (E3h) instruction is similar to the Fast Read Quad I/O (EBh) instruction except that the lower four Address bits (A0, A1, A2, A3) must equal 0. As ...
Page 37
Figure 16b. Octal Word Read Quad I/O Instruction Sequence (Previous instruction set M5 ...
Page 38
Set Burst with Wrap (77h) The Set Burst with Wrap (77h) instruction is used in conjunction with “Fast Read Quad I/O” and “Word Read Quad I/O” instructions to access a fixed length of 8/16/32/64-byte section within a 256-byte page. ...
Page 39
... The “Continuous Read Mode” bits are used in conjunction with “Fast Read Dual I/O”, “Fast Read Quad I/O”, “Word Read Quad I/O” and “Octal Word Read Quad I/O” instructions to provide the highest random Flash memory access rate with minimum SPI instruction overhead, thus allow true XIP (execute in place performed on serial flash devices. ...
Page 40
... Page Program (02h) The Page Program instruction allows from one byte to 256 bytes (a page) of data to be programmed at previously erased (FFh) memory locations. A Write Enable instruction must be executed before the device will accept the Page Program Instruction (Status Register bit WEL= 1). The instruction is initiated by driving the /CS pin low then shifting the instruction code “ ...
Page 41
... Quad Input Page Program (32h) The Quad Page Program instruction allows up to 256 bytes of data to be programmed at previously erased (FFh) memory locations using four pins: IO improve performance for PROM Programmer and applications that have slow clock speeds <5MHz. Systems with faster clock speed will not realize much benefit for the Quad Page Program instruction since the inherent page program time is much greater than the time it take to clock-in the data ...
Page 42
... Sector Erase (20h) The Sector Erase instruction sets all memory within a specified sector (4K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Sector Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code “ ...
Page 43
... Block Erase (52h) The Block Erase instruction sets all memory within a specified block (32K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code “ ...
Page 44
... Block Erase (D8h) The Block Erase instruction sets all memory within a specified block (64K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code “ ...
Page 45
... Chip Erase (C7h / 60h) The Chip Erase instruction sets all memory within the device to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Chip Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code “ ...
Page 46
Erase / Program Suspend (75h) The Erase/Program Suspend instruction “75h”, allows the system to interrupt a Sector or Block Erase operation or a Page Program operation and then read from or program/erase data to, any other sectors or blocks. ...
Page 47
Erase / Program Resume (7Ah) The Erase/Program Resume instruction “7Ah” must be written to resume the Sector or Block Erase operation or the Page Program operation after an Erase/Program Suspend. The Resume instruction “7Ah” will be accepted by the ...
Page 48
Power-down (B9h) Although the standby current during normal operation is relatively low, standby current can be further reduced with the Power-down instruction. The lower power consumption makes the Power-down instruction especially useful for battery powered applications (See ICC1 and ...
Page 49
Release Power-down / Device ID (ABh) The Release from Power-down / Device ID instruction is a multi-purpose instruction. It can be used to release the device from the power-down state, or obtain the devices electronic identification (ID) number. To ...
Page 50
Figure 28b. Release Power-down / Device ID Instruction Sequence Diagram - 50 - W25Q16CL ...
Page 51
Read Manufacturer / Device ID (90h) The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID. The Read Manufacturer/Device ...
Page 52
Read Manufacturer / Device ID Dual I/O (92h) The Read Manufacturer / Device ID Dual I/O instruction is an alternative to the Read Manufacturer / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific ...
Page 53
Read Manufacturer / Device ID Quad I/O (94h) The Read Manufacturer / Device ID Quad I/O instruction is an alternative to the Read Manufacturer / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific ...
Page 54
Read Unique ID Number (4Bh) The Read Unique ID Number instruction accesses a factory-set read-only 64-bit number that is unique to each W25Q16CL device. The ID number can be used in conjunction with user software methods to help prevent ...
Page 55
... The JEDEC assigned Manufacturer ID byte for Winbond (EFh) and two Device ID bytes, Memory Type (ID15-ID8) and Capacity (ID7-ID0) are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in figure 33. For memory type and capacity values refer to Manufacturer and Device Identification table. ...
Page 56
Read SFDP Register (5Ah) The W25Q16CL features a 256-Byte Serial Flash Discoverable Parameter (SFDP) register that contains information about devices operational capability such as available commands, timing and other features. The SFDP parameters are stored in one or more ...
Page 57
Serial Flash Discoverable Parameter (Revision 1.1) Definition Table BYTE DATA ADDRESS SFDP Signature 00h 53h SFDP Signature 01h 46h SFDP Signature 02h 44h SFDP Signature 03h 50h SFDP Minor Revisions 04h 01h SFDP Major Revisions 05h 01h Number of Parameter ...
Page 58
Flash Size in Bits 84h FFh Flash Size in Bits 85h FFh Flash Size in Bits 86h FFh Flash Size in Bits 87h 00h Bit[7:5]=010 88h 44h Bit[4:0]=00100 Quad Input Quad Output Fast Read Opcode 89h EBh Bit[7:5]=000 8Ah 08h ...
Page 59
... The W25Q16CL offers three 256-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array. The Erase Security Register instruction is similar to the Sector Erase instruction. A Write Enable instruction must be executed before the device will accept the Erase Security Register Instruction (Status Register bit WEL must equal 1) ...
Page 60
... Program Security Registers (42h) The Program Security Register instruction is similar to the Page Program instruction. It allows from one byte to 256 bytes of security register data to be programmed at previously erased (FFh) memory locations. A Write Enable instruction must be executed before the device will accept the Program Security Register Instruction (Status Register bit WEL= 1). The instruction is initiated by driving the /CS pin low then shifting the instruction code “ ...
Page 61
... DI pin. The code and address bits are latched on the rising edge of the CLK pin. After the address is received, the data byte of the addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. The byte address is automatically incremented to the next byte address after each byte of data is shifted out ...
Page 62
ELECTRICAL CHARACTERISTICS 12.1 Absolute Maximum Ratings PARAMETERS Supply Voltage Voltage Applied to Any Pin Transient Voltage on any Pin Storage Temperature Lead Temperature Electrostatic Discharge Voltage Notes: 1. Specification for W25Q16CL is preliminary. See preliminary designation at the end ...
Page 63
Power-up Timing and Write Inhibit Threshold PARAMETER VCC (min) to /CS Low Time Delay Before Write Instruction Write Inhibit Threshold Voltage Note: 1. These parameters are characterized only. SYMBOL MIN t 10 (1) VSL t 1 (1) PUW V ...
Page 64
DC Electrical Characteristics PARAMETER SYMBOL IN (1) Input Capacitance C (1) Output Capacitance Cout Input Leakage I LI I/O Leakage I LO Standby Current Power-down Current Current Read Data / ...
Page 65
AC Measurement Conditions PARAMETER Load Capacitance Input Rise and Fall Times Input Pulse Voltages Input Timing Reference Voltages Output Timing Reference Voltages Note: 1. Output Hi-Z is defined as the point where data out is no longer driven. SYMBOL ...
Page 66
AC Electrical Characteristics DESCRIPTION Clock frequency for all instructions except Read data (03h) & Octal Word Read(E3h) 2.3V-3.6V & Industrial Temperature Clock frequency for Octal Word Read Quad I/O(E3h) 2.3V-3.6V & Industrial Temperature Clock freq. Read Data instruction (03h) ...
Page 67
AC Electrical Characteristics ( DESCRIPTION /HOLD Active Hold Time relative to CLK /HOLD Not Active Setup Time relative to CLK /HOLD Not Active Hold Time relative to CLK /HOLD to Output Low-Z /HOLD to Output High-Z Write Protect Setup ...
Page 68
Serial Output Timing 12.9 Serial Input Timing 12.10 Hold Timing - 68 - W25Q16CL ...
Page 69
PACKAGE SPECIFICATION 13.1 8-Pin SOIC 150-mil (Package Code SN SEATING PLANE SEATING PLANE SYMBOL (3) E ( (4) ...
Page 70
SOIC 208-mil (Package Code SS) SYMBOL Min A 1.75 A1 0.05 A2 1.70 b 0.35 C 0.19 D 5.18 D1 5.13 E 5.18 E1 5.13 ( 7.70 L 0.50 y --- θ 0° Notes: 1. Controlling ...
Page 71
PDIP 300-mil (Package Code DA) SYMBOL Min A --- A1 0.38 A2 3. 6.22 L 2.92 e 8.51 B θ 0° ° MILLIMETERS Nom Max Min --- 5.33 --- --- --- 0.015 3.30 3.43 ...
Page 72
WSON 6x5mm (Package Code ZP) SYMBOL Min A 0.70 A1 0.00 b 0.35 --- C D 5.90 D2 3.35 E 4.90 E2 4.25 ( 0.55 y 0.00 MILLIMETERS Nom Max Min 0.75 0.80 0.028 0.02 0.05 ...
Page 73
WSON 6x5mm Cont’d. SYMBOL Notes: 1. Advanced Packaging Information; please contact Winbond for the latest minimum and maximum specifications. 2. BSC = Basic lead spacing between centers. 3. Dimensions D and E do not ...
Page 74
SOIC 300-mil (Package Code SF) SYMBOL Min A 2.36 A1 0.10 A2 --- b 0.33 C 0.18 D 10.08 E 10.01 E1 7.39 ( 0.38 y --- θ 0° Notes: 1. Controlling dimensions: inches, unless otherwise ...
Page 75
... ORDERING INFORMATION W = Winbond 25Q = SpiFlash Serial Flash Memory with 4KB sectors, Dual/Quad I/O 16C = 16M-bit L = 2. 8-pin SOIC 150-mil SS = 8-pin SOIC 208-mil I = Industrial (-40°C to +85°C) (3, Green Package (Lead-free, RoHS Compliant, Halogen-free (TBBA), Antimony-Oxide-free Green Package with Status Register Power-Down & OTP enabled Notes: 1. The “ ...
Page 76
... WSON package type ZP is not used in the top side marking. 2. These Package types are Special Order Only, please contact Winbond for more information. PRODUCT NUMBER TOP SIDE MARKING W25Q16CLSNIG W25Q16CLSNIP W25Q16CLSSIG W25Q16CLSSIP W25Q16CLSFIG W25Q16CLSFIP W25Q16CLZPIG W25Q16CLZPIP W25Q16CLDAIG W25Q16CLDAIP - 76 - W25Q16CL 25Q16CLNIG 25Q16CLNIP 25Q16CLSIG 25Q16CLSIP 25Q16CLFIG 25Q16CLFIP 25Q16CLIG 25Q16CLIP ...
Page 77
REVISION HISTORY VERSION DATE A 07/08/10 Preliminary Designation The “Preliminary” designation on a Winbond datasheet indicates that the product is not fully characterized. The specifications are subject to change and are not guaranteed. Winbond or an authorized sales representative ...