X24C01S XICOR [Xicor Inc.], X24C01S Datasheet - Page 7

no-image

X24C01S

Manufacturer Part Number
X24C01S
Description
Serial E2PROM
Manufacturer
XICOR [Xicor Inc.]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
X24C01S
Manufacturer:
XICOR
Quantity:
20 000
Part Number:
X24C01S-2.7T1
Manufacturer:
XICOR
Quantity:
3 048
Part Number:
X24C01S-27T4-C7383
Manufacturer:
XICOR
Quantity:
2 948
Part Number:
X24C01SI
Manufacturer:
XICOR
Quantity:
20 000
Part Number:
X24C01SI-3.5
Manufacturer:
XICOP
Quantity:
1 581
Part Number:
X24C01SI-3.5
Manufacturer:
XICOP
Quantity:
1 581
Part Number:
X24C01SI-3.5T3
Manufacturer:
XICOR
Quantity:
5 083
Part Number:
X24C01SI-3.5T3
Manufacturer:
XICOR
Quantity:
2 500
Part Number:
X24C01SI-3.5T3
Manufacturer:
XICOR
Quantity:
20 000
Company:
Part Number:
X24C01SI-3.5T3
Quantity:
10 000
Part Number:
X24C01SIT2
Manufacturer:
STM
Quantity:
1 832
Part Number:
X24C01SIT2
Manufacturer:
XICOR
Quantity:
5 073
Part Number:
X24C01SIT2
Manufacturer:
XICOR
Quantity:
20 000
X24C01
Sequential Read
Sequential read is initiated in the same manner as the
byte read. The first data byte is transmitted as with the
byte read mode, however, the master now responds
with an acknowledge, indicating it requires additional
data. The X24C01 continues to output data for each
acknowledge received. The read operation is termi-
nated by the master; by not responding with an acknowl-
edge and by issuing a stop condition.
Figure 8. Sequential Read
Figure 9. Typical System Configuration
SDA
SCL
BUS ACTIVITY:
SDA LINE
BUS ACTIVITY:
X24C01
TRANSMITTER/
RECEIVER
MASTER
ADDRESS
RECEIVER
W
R
/
SLAVE
A
C
K
DATA n
TRANSMITTER/
RECEIVER
SLAVE
A
C
K
DATA n+1
7
The data output is sequential, with the data from address
n followed by the data from n + 1. The address counter
for read operations increments all address bits, allowing
the entire memory contents to be serially read during
one operation. At the end of the address space (address
127) the counter “rolls over” to zero and the X24C01
continues to output data for each acknowledge re-
ceived. Refer to Figure 8 for the address, acknowledge
and data transfer sequence.
TRANSMITTER
C
MASTER
A
K
DATA n+2
TRANSMITTER/
C
A
K
RECEIVER
MASTER
DATA n+x
V CC
PULL-UP
RESISTORS
3837 FHD F13
3837 FHD F14
S
O
P
P
T

Related parts for X24C01S